si-list6.mail
By Author

About this list End of Messages Date view Thread view Subject view
1845 Messages
Sat Aug 19 2000 - 06:55:08 PDT:Starting Wed Feb 28 2001 - 20:17:18 PST:Ending

AuthorSubject Date
abe riazi
 RE: [SI-LIST] : Crosstalk in multi-driver contention mode of XNS !Tue Feb 27 2001 - 10:54:21 PST
 RE: [SI-LIST] : Loading EffectsWed Feb 14 2001 - 09:36:20 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 13:11:57 PST
 [SI-LIST] : Solution Space ExplorationFri Dec 29 2000 - 10:10:37 PST
 RE: [SI-LIST] : Plane Splits InspectionMon Nov 13 2000 - 18:35:18 PST
 RE: [SI-LIST] : Plane Splits InspectionFri Nov 10 2000 - 09:58:38 PST
 RE: [SI-LIST] : Matched Length TracesThu Nov 09 2000 - 18:48:31 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 12:11:36 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 12:01:58 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 11:46:20 PST
 RE: [SI-LIST] : Plane Splits InspectionWed Nov 08 2000 - 18:26:44 PST
 [SI-LIST] : Plane Splits InspectionWed Nov 08 2000 - 17:53:13 PST
 RE: [SI-LIST] : Macromodel CreationMon Sep 18 2000 - 14:29:59 PDT
 RE: [SI-LIST] : Macromodel CreationMon Sep 18 2000 - 12:09:54 PDT
 [SI-LIST] : Macromodel CreationFri Sep 15 2000 - 19:17:29 PDT
adeel.ahmad@st.com
 [SI-LIST] : HSTL standardWed Feb 07 2001 - 20:41:40 PST
 [SI-LIST] : Re:grond bounce evaluation???Thu Jan 25 2001 - 08:08:14 PST
 [SI-LIST] : ground bounce evaluation ??Mon Jan 22 2001 - 21:47:35 PST
Adrian Udenze - Sun Uk - NSUK - Signal Integrity Engineer
 [SI-LIST] : Converting Standard matrix to Banded / SparseWed Jan 31 2001 - 08:28:58 PST
Ajit Madhekar
 Re: [SI-LIST] : Number of power pads for a chip, looking for rule of thumb.Mon Jan 22 2001 - 23:33:59 PST
 Re: [SI-LIST] : IR drop ( chip image included )Mon Jan 22 2001 - 02:17:24 PST
 [SI-LIST] : IR dropSun Jan 21 2001 - 23:52:25 PST
Al Davis
 RE: [SI-LIST] : Schematic tools for generating HSPICE fileSat Sep 09 2000 - 13:41:14 PDT
Alan Zhu
 Re: [SI-LIST] : RE: CDL file formatWed Jan 03 2001 - 16:25:18 PST
Albert Chen
 Re: FWD: RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 16:23:59 PST
Alex March
 [SI-LIST] : W-element in HSPICETue Dec 19 2000 - 02:13:33 PST
 Re: [SI-LIST] : Return planes for Gigabit differential signalsThu Nov 30 2000 - 04:39:18 PST
 [SI-LIST] : Return planes for Gigabit differential signalsTue Nov 28 2000 - 06:04:55 PST
Alfredo Moncayo
 RE: [SI-LIST] : x8 and /8Thu Feb 15 2001 - 17:27:01 PST
 [SI-LIST] : Employment opportunityMon Jan 29 2001 - 18:40:57 PST
Alina Deutsch/Watson/IBM
 (no subject)Wed Sep 20 2000 - 07:55:27 PDT
 [SI-LIST] : Job openings and Postions wantedTue Sep 05 2000 - 13:29:01 PDT
Allen Fernandez
 RE: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 10:27:33 PST
Alokby, Ahmed
 RE: [SI-LIST] : Differential pair - How to compensate for differe nt length?Mon Jan 29 2001 - 12:37:36 PST
 RE: [SI-LIST] : 2 mil Core ?! Can I use it ?Mon Jan 15 2001 - 11:22:36 PST
Aloke Bhattacharya
 Re: [SI-LIST] : Internal TeminationMon Feb 19 2001 - 04:29:24 PST
 Re: [SI-LIST] : A PCI signal ringback questionMon Dec 25 2000 - 20:26:12 PST
 [SI-LIST] : What first-routing/plane splitting?Mon Dec 18 2000 - 21:12:04 PST
 [SI-LIST] : Regarding plane splitsFri Nov 10 2000 - 21:32:49 PST
 Re: [SI-LIST] : Signal integrity tool from cadenceSun Oct 08 2000 - 23:07:54 PDT
 [SI-LIST] : Routed/unrouted??(Specctraquest)Fri Sep 15 2000 - 09:13:48 PDT
 [SI-LIST] : Custom measurements in Specctraquest(Sigxp)Thu Sep 07 2000 - 08:45:40 PDT
 [SI-LIST] : length constraints in SpecctraquestMon Sep 04 2000 - 05:40:20 PDT
 Re: [SI-LIST] : simulating differential pairs in SpecctraquestThu Aug 24 2000 - 20:46:30 PDT
 [SI-LIST] : simulating differential pairs in SpecctraquestThu Aug 24 2000 - 09:31:05 PDT
AMA
 [SI-LIST] : Chip to Chip ClockingThu Jan 25 2001 - 15:03:25 PST
 [SI-LIST] : Chip to Chip ClockingThu Jan 25 2001 - 14:55:17 PST
Americomrh@aol.com
 [SI-LIST] : High Speed Digital Design SeminarsMon Feb 26 2001 - 22:15:17 PST
Andreas Cangellaris
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 21:41:22 PDT
Andrew W. Riley III
 Re: [SI-LIST] : why was 50ohm impedance chosen by engneers?Tue Jan 16 2001 - 17:10:29 PST
 [SI-LIST] : Clock Termination (WAS: Why can a resistor can reduce noise in output buffer)Fri Dec 01 2000 - 15:36:34 PST
 [SI-LIST] : Matched Length Traces (just in case)Thu Nov 09 2000 - 16:26:14 PST
 [SI-LIST] : Matched Length TracesThu Nov 09 2000 - 15:55:28 PST
apeters@noao.edu
 Re: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 11:56:14 PDT
ARiazi
 Re: [SI-LIST] : GTL standardSat Feb 10 2001 - 15:50:19 PST
 Re: [SI-LIST] : [SI-LIST] Filter modeling technique in XTKTue Jan 23 2001 - 21:31:40 PST
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSSun Oct 01 2000 - 09:40:35 PDT
Aric Hadav
 [SI-LIST] : 2 mil Core ?! Can I use it ?Mon Jan 15 2001 - 06:53:19 PST
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 10:10:26 PST
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 07:57:18 PST
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 00:15:29 PST
 [SI-LIST] : layer stackupMon Dec 11 2000 - 03:11:08 PST
 [SI-LIST] : spread spectrum clock driversMon Oct 30 2000 - 06:19:02 PST
ARNOLD,PETER (HP-Cupertino,ex3)
 [SI-LIST] : SI opportunity at HPTue Feb 20 2001 - 14:17:42 PST
 RE: [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 17:53:44 PDT
 RE: [SI-LIST] : Schematic tools for generating HSPICE fileTue Aug 29 2000 - 14:16:25 PDT
ARTHUR BROWN
 [SI-LIST] : Noise on Ref Planes/DecouplingFri Nov 03 2000 - 04:13:53 PST
Aubrey_Sparkman@Dell.com
 RE: [SI-LIST] : SI position availableFri Feb 16 2001 - 12:09:24 PST
 RE: [SI-LIST] : SI position available?Thu Feb 15 2001 - 15:42:18 PST
 RE: [SI-LIST] : Feedback needed in TDR measurementsTue Feb 13 2001 - 15:26:24 PST
 RE: [SI-LIST] : Differential pair - How to compensate for differe nt length?Mon Jan 29 2001 - 09:59:03 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesFri Jan 19 2001 - 11:25:33 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesFri Jan 19 2001 - 07:45:14 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 07:31:44 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 15:40:05 PST
 RE: [SI-LIST] : current carrying capacity of chip bump and solder ball??Tue Nov 14 2000 - 06:44:23 PST
 RE: [SI-LIST] : Current flow limit for wire bondingThu Oct 12 2000 - 11:18:22 PDT
 RE: [SI-LIST] : Macromodel CreationMon Sep 18 2000 - 14:25:22 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 13:02:23 PDT
 RE: [SI-LIST] : Make Ibis models for ECL devices...Thu Aug 24 2000 - 10:34:50 PDT
Baikuan Wang
 RE: [SI-LIST] : More HelpWed Sep 06 2000 - 09:13:52 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 13:42:40 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 10:19:57 PDT
 RE: [SI-LIST] : How many stitching via's ??Mon Aug 28 2000 - 09:54:59 PDT
Bardo Mueller
 [SI-LIST] : Kuznetsov Transmission Line CodeTue Nov 21 2000 - 07:18:23 PST
Barry Ma
 Re: [SI-LIST] : Another plane bypass question...Fri Sep 29 2000 - 08:28:36 PDT
 [SI-LIST] : Fwd: Probing power plane with analyser.Thu Sep 28 2000 - 09:01:43 PDT
 [SI-LIST] : Re: Signal Integrity BooksWed Sep 27 2000 - 17:01:01 PDT
 [SI-LIST] : Re: [SI-LIST] New Interconnect design / Signal Integrity BookWed Sep 27 2000 - 13:46:18 PDT
 Re: [SI-LIST] : Measuring parasitic valuesWed Sep 20 2000 - 15:02:34 PDT
 Re: [SI-LIST] : Measuring parasitic valuesWed Sep 20 2000 - 11:14:13 PDT
 [SI-LIST] : Measuring parasitic valuesWed Sep 20 2000 - 09:24:39 PDT
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 10:53:14 PDT
Barry Ward
 [SI-LIST] : Twisted Pair ImpedanceTue Nov 21 2000 - 10:17:17 PST
Beal, Weston
 RE: [SI-LIST] : Comments on proposed standardThu Jan 04 2001 - 11:41:06 PST
 RE: [SI-LIST] : Unexpected result with ICX ISWed Dec 20 2000 - 11:19:08 PST
 RE: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 15:28:54 PST
 RE: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 11:17:37 PST
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 12:06:33 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 10:22:35 PDT
Benoit DERVAUX
 Re: [SI-LIST] : Linpar 2-D field solver experiences?Mon Feb 26 2001 - 15:54:40 PST
Bernard_Goodwin@prenhall.com
 RE: [SI-LIST] : Reference MaterialTue Feb 27 2001 - 06:47:35 PST
bgrossma
 Re: [SI-LIST] : Via and uVia in Pad TechnologyTue Sep 19 2000 - 09:24:14 PDT
Bhavesh Patel
 RE: [SI-LIST] : Converting Standard matrix to Banded / SparseThu Feb 01 2001 - 09:45:37 PST
 [SI-LIST] : PCI topologyTue Jan 30 2001 - 18:02:34 PST
 RE: [SI-LIST] : Simulation Models for Cables and ConnectorsThu Jan 11 2001 - 13:57:12 PST
Bill Clifford
 [SI-LIST] : ibis2spiceThu Dec 14 2000 - 11:22:56 PST
Bill Cohen
 [SI-LIST] : Toshiba SI EngineeringFri Nov 03 2000 - 11:39:16 PST
 Re: [SI-LIST] : AC analysis for OTATue Oct 17 2000 - 08:07:12 PDT
 RE: [SI-LIST] : Variability of Supply voltagesFri Oct 13 2000 - 11:15:11 PDT
 Re: [SI-LIST] : JEDEC HSTL and SSTL_2 standards complianceTue Oct 10 2000 - 12:24:55 PDT
 [SI-LIST] : Variability of Supply voltagesTue Oct 10 2000 - 10:31:21 PDT
 Re: [SI-LIST] : Schematic tools for generating HSPICE fileTue Aug 29 2000 - 08:05:07 PDT
Bill Owsley
 Re: [SI-LIST] : Shielded Flat Flex CableWed Feb 28 2001 - 14:39:51 PST
 Re: [SI-LIST] : Re: Backplane Board insertion problemWed Dec 06 2000 - 09:31:18 PST
 Re: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 11:34:09 PST
 Re: [SI-LIST] : Bypass Capacitor SoftwareSun Nov 19 2000 - 11:39:46 PST
 RE: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 13:22:13 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 20:16:14 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 10:35:04 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 07:50:10 PST
 Re: [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 18:21:18 PST
 RE: [SI-LIST] : Decoupling caps selectionTue Oct 31 2000 - 07:40:03 PST
 Re: [SI-LIST] : Cavity Resonant frequecy and radiated EMIMon Sep 25 2000 - 20:54:44 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 12:48:04 PDT
 RE: [SI-LIST] : Bead-choking the power supply--everywhere!Wed Sep 13 2000 - 16:38:25 PDT
 Re: [SI-LIST] : "skin effect/depth calculation results"Fri Sep 01 2000 - 14:26:30 PDT
Bo
 [SI-LIST] : Evaluating packages: A simple task or is it?Mon Feb 19 2001 - 18:20:04 PST
 Re: [SI-LIST] : damping resistors ??Mon Feb 19 2001 - 13:32:31 PST
 RE: [SI-LIST] : IBIS vs HSpiceMon Jan 22 2001 - 11:31:32 PST
 [SI-LIST] : Post layout simulations: "To do or not do them and when to do them..."Thu Dec 07 2000 - 08:31:49 PST
 Re: [SI-LIST] : terminator simulationsMon Dec 04 2000 - 18:20:20 PST
 RE: [SI-LIST] : PCI Bus problem (an interesting one) Thanks! (sum mary)Mon Nov 27 2000 - 08:16:40 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one) Thanks! (summary)Fri Nov 24 2000 - 10:30:02 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Tue Nov 21 2000 - 06:29:36 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 12:41:24 PST
 [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 11:35:27 PST
 Re: [SI-LIST] : HSTL terminationThu Oct 26 2000 - 11:22:31 PDT
 [SI-LIST] : The correct way to short tow nodes in SPICE is?Fri Oct 20 2000 - 08:11:58 PDT
 [SI-LIST] : Information on the I/O padsTue Oct 10 2000 - 09:51:16 PDT
Bob Lewandowski
 Re: [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION *****Fri Feb 23 2001 - 13:02:49 PST
 Re: [SI-LIST] : Microphonics problem.Mon Feb 05 2001 - 17:50:35 PST
 Re: [SI-LIST] : CPW and CPSFri Jan 19 2001 - 18:58:11 PST
 Re: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 10:41:16 PST
 Re: [SI-LIST] : s parameters to rlgc matrixThu Dec 14 2000 - 15:43:54 PST
 Re: [SI-LIST] : Backplane hot-insert rings like a bell.Wed Dec 06 2000 - 17:37:47 PST
 [SI-LIST] : Kuznetsov Transmission Line ModelsThu Nov 30 2000 - 13:16:15 PST
 Re: [SI-LIST] : Eye pattern with differencial signals.Mon Nov 27 2000 - 18:41:37 PST
 Re: [SI-LIST] : Question about ferrite beadsMon Nov 13 2000 - 10:57:47 PST
 Re: [SI-LIST] : Question about Thin Flexible Coaxial cableFri Nov 10 2000 - 19:09:53 PST
 Re: [SI-LIST] : Re: Diff probes for tdr.Fri Oct 20 2000 - 12:18:19 PDT
 Re: [SI-LIST] : Re: Diff probes for tdr.Thu Oct 19 2000 - 19:03:31 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 12:28:14 PDT
 Re: [SI-LIST] : Current flow limit for wire bondingTue Oct 10 2000 - 12:41:12 PDT
 Re: [SI-LIST] : Current flow limit for wire bondingWed Oct 04 2000 - 18:35:22 PDT
 Re: [SI-LIST] : Fwd: Probing power plane with analyser.Thu Sep 28 2000 - 10:48:21 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 16:53:08 PDT
Bob Perlman
 RE: [SI-LIST] : 2.5Gbps across a backplane?Thu Oct 12 2000 - 08:43:19 PDT
 [SI-LIST] : Signal DispersionMon Sep 04 2000 - 13:18:23 PDT
 Re: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 11:09:53 PDT
 Re: [SI-LIST] : IBIS models for RAMBUS devicesMon Aug 21 2000 - 10:38:22 PDT
Bob Ross
 [SI-LIST] : EUROPEAN IBIS SUMMIT 3/16/01 - THIRD ANNOUNCEMENTTue Feb 27 2001 - 10:59:08 PST
 [SI-LIST] : EUROPEAN IBIS SUMMIT MEETING 2ND ANNOUNCEMENTMon Feb 12 2001 - 16:29:00 PST
 [SI-LIST] : EUROPEAN IBIS SUMMIT MEETING ANNOUNCEMENTFri Jan 26 2001 - 10:06:14 PST
Bob Weber
 RE: [SI-LIST] : questions concerning a E-PBGAFri Feb 02 2001 - 06:18:35 PST
 RE: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 07:58:39 PST
 RE: [SI-LIST] : RF Via Advice?Mon Nov 27 2000 - 07:42:12 PST
 RE: [SI-LIST] : Capacitor dielectric typeTue Nov 21 2000 - 06:50:09 PST
 RE: [SI-LIST] : Capacitor dielectric typeMon Nov 20 2000 - 06:11:27 PST
 RE: [SI-LIST] : DC Motor questionThu Nov 09 2000 - 15:46:23 PST
Boris Yost
 RE: [SI-LIST] : Differential End TerminationFri Feb 23 2001 - 12:35:55 PST
 RE: [SI-LIST] : Routing Differential Pairs as 100 differentially Vs individually 50 ohm linesFri Nov 10 2000 - 06:45:58 PST
 RE: [SI-LIST] : EMI due to fans (fwd)Fri Oct 13 2000 - 08:41:48 PDT
 RE: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 09:36:18 PDT
 RE: [SI-LIST] : Bead-choking the power supply--everywhere!Thu Sep 14 2000 - 07:56:12 PDT
 [SI-LIST] : Bead-choking the power supply--everywhere!Wed Sep 13 2000 - 11:58:55 PDT
Bouchra Ziraoui
 Re: [SI-LIST] : Board IBIS modelMon Nov 13 2000 - 12:33:42 PST
 [SI-LIST] : Validation/Characterization/qualificationFri Nov 10 2000 - 13:31:12 PST
 [SI-LIST] : Board IBIS modelFri Nov 10 2000 - 13:23:17 PST
Brad Crowell
 RE: [SI-LIST] : Verifying IBIS modelsTue Dec 05 2000 - 05:09:12 PST
 [SI-LIST] : Verifying IBIS modelsFri Dec 01 2000 - 07:45:40 PST
 RE: [SI-LIST] : experience with ibis2spice?Wed Oct 18 2000 - 05:48:39 PDT
 RE: [SI-LIST] : RE: PCI routing rulesThu Oct 12 2000 - 05:25:27 PDT
 [SI-LIST] : Stackup questionTue Sep 05 2000 - 07:24:42 PDT
Brad Griffin
 [SI-LIST] : "Birds-of-a-Feather" event at DesignCon 2001Fri Jan 05 2001 - 17:42:15 PST
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Sep 26 2000 - 16:05:11 PDT
Brad Underwood
 Re: [SI-LIST] : Delay linesFri Jan 26 2001 - 06:50:40 PST
 Re: [SI-LIST] : differential impedance calculationsWed Nov 01 2000 - 14:39:49 PST
 Re: [SI-LIST] : Parallel single-ended traces routed to achieve 35Ohm controlledimpedanceTue Oct 31 2000 - 13:11:57 PST
 [SI-LIST] : kWed Oct 18 2000 - 15:23:39 PDT
 Re: [SI-LIST] : Mentor Graphics ICXWed Oct 18 2000 - 07:08:48 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Mon Oct 16 2000 - 06:20:57 PDT
 Re: [SI-LIST] : LVPECL Info SearchThu Sep 14 2000 - 15:32:22 PDT
Bradley S Henson
 [SI-LIST] : RF Via Advice?Mon Nov 27 2000 - 06:51:53 PST
brent.dewitt@us.datex-ohmeda.com
 [SI-LIST] : Simple load questionWed Jan 24 2001 - 14:58:19 PST
 [SI-LIST] : Novice questionMon Oct 16 2000 - 12:18:51 PDT
Brian Seol
 [SI-LIST] : Via effects on the plane inductanceMon Nov 13 2000 - 17:07:08 PST
 RE: [SI-LIST] : Current flow limit for wire bondingMon Oct 09 2000 - 18:50:14 PDT
 [SI-LIST] : Current flow limit for wire bondingTue Oct 03 2000 - 18:27:44 PDT
 RE: [SI-LIST] : Electrical Properties of SolderWed Sep 20 2000 - 10:02:00 PDT
 [SI-LIST] : SI Career Opportunity @Tessera, San Jose, CAMon Aug 28 2000 - 13:51:52 PDT
Brian Young
 [SI-LIST] : Does ADS support IBIS?Fri Feb 16 2001 - 11:29:15 PST
 [SI-LIST] : Book AnnouncementThu Oct 12 2000 - 14:06:31 PDT
Bruce Motavaf
 RE: [SI-LIST] : x8 and /8Fri Feb 16 2001 - 07:48:57 PST
 RE: [SI-LIST] : x8 and /8Thu Feb 15 2001 - 16:26:02 PST
 [SI-LIST] : x8 and /8Thu Feb 15 2001 - 13:59:02 PST
Bryan Ackerly
 [SI-LIST] : Another plane bypass question...Thu Sep 28 2000 - 23:42:19 PDT
C Deibele
 Re: [SI-LIST] : "skin effect/depth calculation results"Fri Sep 01 2000 - 16:31:51 PDT
 [SI-LIST] : "skin effect/depth calculation results"Fri Sep 01 2000 - 05:34:54 PDT
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 05:38:21 PDT
 [SI-LIST] : skin effectThu Aug 31 2000 - 04:32:52 PDT
 [SI-LIST] : copper finish/copper oxidation on pcbTue Aug 29 2000 - 08:20:05 PDT
C. Kumar
 RE: [SI-LIST] : The correct way to short tow (two) nodes in SPIC E is?Mon Oct 23 2000 - 07:57:42 PDT
cadpro2k@dacafe.com
 [SI-LIST] : Differential ImpedanceMon Feb 26 2001 - 14:41:09 PST
 RE: [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION?Thu Feb 22 2001 - 16:43:27 PST
 Re: [SI-LIST] : via current carrying capacityThu Feb 01 2001 - 14:30:15 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesMon Jan 22 2001 - 08:58:15 PST
 RE: [SI-LIST] : Z Odd-mode, edge-coupled, 50ohms?Wed Jan 17 2001 - 10:43:27 PST
 [SI-LIST] : Z Odd-mode, edge-coupled, 50ohms?Mon Jan 15 2001 - 14:13:12 PST
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 09:35:11 PST
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSWed Nov 08 2000 - 16:36:56 PST
Caldwell, Barry
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 08:24:39 PST
carlos moll
 Re: [SI-LIST] : SI tool for signals above 1GHzWed Jan 31 2001 - 08:50:52 PST
 Re: [SI-LIST] : IBIS T-Line Style Pin Parasitics ModelFri Oct 13 2000 - 12:55:26 PDT
 Re: [SI-LIST] : Signal integrity tool from cadenceMon Oct 09 2000 - 06:28:18 PDT
Cengiz Aydin
 Re: [SI-LIST] : Request for helpThu Oct 26 2000 - 00:05:38 PDT
Chan, Michael
 RE: [SI-LIST] : Differential Impedance Effects on Diff. Return Cu rrentWed Jan 03 2001 - 15:37:14 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 06:17:41 PST
 RE: [SI-LIST] : Regarding plane splitsWed Nov 22 2000 - 10:35:46 PST
 RE: [SI-LIST] : Matched Length TracesWed Nov 22 2000 - 10:34:52 PST
Chan, Michael
 RE: [SI-LIST] : DGELS error in HSPICEFri Oct 20 2000 - 12:11:29 PDT
Chandan Das
 [SI-LIST] : CONTAINING OVERSHOOTS/UNDERSHOOTS ON PCI BUSESTue Feb 27 2001 - 05:32:59 PST
Chang, Isaac Yew Beng
 [SI-LIST] : Power Supply PSPICE Model GenerationMon Sep 18 2000 - 18:18:38 PDT
Charbonneau, Richard A
 [SI-LIST] : FW: RE: Area code 809Fri Nov 03 2000 - 08:43:17 PST
 RE: [SI-LIST] : EDC Input ImpedenceTue Sep 26 2000 - 16:01:56 PDT
 RE: [SI-LIST] : EDC Input ImpedenceTue Sep 26 2000 - 15:38:32 PDT
 RE: [SI-LIST] : 2 mil plane-plane separationMon Sep 11 2000 - 15:02:14 PDT
Charles Grasso
 [SI-LIST] : RMCEMC - February 2001 meetingThu Feb 08 2001 - 12:37:01 PST
 Re: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 10:05:52 PST
 Re: [SI-LIST] : Capacitor dielectric typeTue Nov 21 2000 - 10:46:38 PST
 Re: [SI-LIST] : Connector pin pwr/gnd ratioMon Nov 13 2000 - 13:25:22 PST
 Re: [SI-LIST] : Plane Splits InspectionFri Nov 10 2000 - 11:19:40 PST
 Re: [SI-LIST] : Unit failing ESD testingFri Nov 03 2000 - 10:47:54 PST
 Re: [SI-LIST] : differential impedance calculationsWed Nov 01 2000 - 15:09:13 PST
 Re: [SI-LIST] : differential impedance calculationsWed Nov 01 2000 - 14:22:51 PST
 [SI-LIST] : Differential Impedance - Presentation DownloadSat Oct 21 2000 - 16:20:02 PDT
 [SI-LIST] : Adding ferrites...Thu Sep 28 2000 - 11:52:52 PDT
 Re: [SI-LIST] : inductorThu Sep 28 2000 - 08:36:21 PDT
 [SI-LIST] : Differential Impedance - October meetingWed Sep 27 2000 - 15:04:25 PDT
 Re: [SI-LIST] : Cavity Resonant frequecy and radiated EMIMon Sep 25 2000 - 11:28:12 PDT
Charles Hill
 Re: [SI-LIST] : Comments on proposed standardFri Jan 05 2001 - 09:19:25 PST
 RE: [SI-LIST] : Twisted Pair ImpedanceTue Nov 21 2000 - 13:28:27 PST
 RE: [SI-LIST] : matched delayMon Nov 20 2000 - 11:33:15 PST
 RE: [SI-LIST] : matched delayMon Nov 20 2000 - 09:33:06 PST
chasgra
 Re: [SI-LIST] : differential impedance calculationsWed Nov 01 2000 - 21:03:48 PST
 [SI-LIST] : High Frequency SeminarWed Oct 18 2000 - 18:30:58 PDT
 Re: [SI-LIST] : Fwd: Probing power plane with analyser.Thu Sep 28 2000 - 10:29:43 PDT
CHCHANG
 [SI-LIST] : How to measure IBIS model form a Chip?Thu Nov 09 2000 - 15:43:27 PST
Chen, David
 [SI-LIST] : SI Simulation Tools ReferenceFri Dec 01 2000 - 12:14:45 PST
 [SI-LIST] : Power PlanesThu Oct 05 2000 - 05:47:19 PDT
Chetverov Vladimir
 [SI-LIST] : ESD testingThu Nov 02 2000 - 23:19:04 PST
chlee99@samsung.co.kr
 [SI-LIST] : parasitic value for viaFri Sep 15 2000 - 22:08:11 PDT
Chris Bobek
 [SI-LIST] : Dealing with Chassis and Digital GroundMon Jan 22 2001 - 13:03:33 PST
Chris Cheng
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 14:01:25 PST
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 13:59:26 PST
 RE: [SI-LIST] : ESR and Q factorTue Sep 26 2000 - 14:33:07 PDT
 RE: [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 16:48:39 PDT
 [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 15:08:10 PDT
Chris Hansen
 RE: [SI-LIST] : What first-routing/plane splitting?Tue Dec 19 2000 - 06:56:35 PST
 RE: [SI-LIST] : LAN signal measurement with a loop back.Tue Nov 14 2000 - 05:04:12 PST
 [SI-LIST] : Ethernet analyzerThu Oct 05 2000 - 10:04:03 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 10:57:40 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 10:52:56 PDT
Chris Padilla
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricSun Feb 18 2001 - 02:08:57 PST
 Re: [SI-LIST] : Simple question about propagation speed vs. dielectricThu Feb 15 2001 - 12:48:26 PST
 [SI-LIST] : Why digital engineers don't believe in EMCThu Jan 25 2001 - 14:44:30 PST
 Re: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 15:54:26 PST
 Re: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 08:38:34 PST
 Re: [SI-LIST] : CPW and CPSFri Jan 19 2001 - 10:34:36 PST
 RE: [SI-LIST] : Copper balanceWed Jan 10 2001 - 13:38:43 PST
 Re: [SI-LIST] : Copper balanceWed Jan 10 2001 - 13:31:42 PST
 Re: [SI-LIST] : Copper balanceWed Jan 10 2001 - 09:47:54 PST
 [SI-LIST] : Zo Choices & WhyTue Jan 02 2001 - 11:08:16 PST
 Re: [SI-LIST] : deCoupling caps and there placementFri Nov 10 2000 - 17:06:36 PST
 Re: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 06:43:38 PST
 Re: [SI-LIST] : Decoupling caps selectionFri Oct 27 2000 - 16:04:08 PDT
 Re: [SI-LIST] : multiple power planesWed Oct 04 2000 - 18:05:24 PDT
Chris Rokusek
 RE: [SI-LIST] : Matched Length TracesThu Nov 09 2000 - 18:09:48 PST
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSThu Oct 05 2000 - 10:37:55 PDT
Chris.H.Simon@gd-is.com
 Re: [SI-LIST] : Differential Impedance Effects on Diff. Return CurrentThu Jan 04 2001 - 06:27:05 PST
 Re: [SI-LIST] : Accuracy of HSPICE W-element transmission linesMon Nov 27 2000 - 05:06:27 PST
Christian Schuster
 Re: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 22:49:23 PST
Christian Trudeau
 Re: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 12:12:25 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 11:08:15 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 10:40:42 PST
 [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 08:03:19 PST
Christoph Hillen
 RE: [SI-LIST] : damping resistors ??Mon Feb 19 2001 - 22:47:54 PST
 Re: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 00:04:32 PST
 [SI-LIST] : searching for Toshiba modelsThu Dec 14 2000 - 23:13:08 PST
 Re: [SI-LIST] : Verifying IBIS modelsMon Dec 04 2000 - 23:23:28 PST
 Re: [SI-LIST] : Bypass Capacitor SoftwareMon Nov 20 2000 - 01:11:40 PST
 Re: [SI-LIST] : SpecctraQuest Vs. XTK/XNSThu Nov 09 2000 - 01:24:05 PST
Christopher R. Johnson
 [SI-LIST] : Resistive probe and twisted pair revisitedTue Jan 02 2001 - 17:47:07 PST
 [SI-LIST] : Resistive probe questionTue Jan 02 2001 - 09:08:01 PST
Chuck Hill
 Re: [SI-LIST] : SYNTHETIC INDUCTOR USING SHORTED TX LINETue Feb 20 2001 - 19:20:01 PST
 Re: [SI-LIST] : Flaming storyWed Jan 24 2001 - 19:04:37 PST
 Re: [SI-LIST] : Skin EffectWed Jan 24 2001 - 12:35:17 PST
 RE: [SI-LIST] : spread spectrum clock driversMon Oct 30 2000 - 08:45:56 PST
Chuck Reynolds
 RE: [SI-LIST] : re-transmission: route editor zuken-redacFri Jan 26 2001 - 08:23:53 PST
Clewell, Craig W
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 11:23:36 PDT
colin_meikle@mentorg.com
 RE: [SI-LIST] : Intel's Pentium III IBIS models for the PGA370 socketWed Nov 01 2000 - 01:33:43 PST
Cruz, Jose
 RE: [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION?Thu Feb 22 2001 - 07:10:37 PST
 RE: [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 16:32:14 PDT
Cusanelli, Tony
 RE: [SI-LIST] : Unexpected result with ICX ISWed Dec 20 2000 - 11:11:09 PST
 [SI-LIST] : RE: Spectraquest Vs. XTK/XNS Vs. ICXFri Nov 10 2000 - 10:59:21 PST
D. C. Sessions
 Re: [SI-LIST] : Combined single-ended/differential termination pa ckage?Wed Feb 28 2001 - 20:06:31 PST
 Re: [SI-LIST] : Combined single-ended/differential termination pa ckage?Tue Feb 27 2001 - 20:35:23 PST
 Re: [SI-LIST] : Non-Montonicity at Pin vs. DieTue Feb 27 2001 - 20:16:49 PST
 Re: [SI-LIST] : Termination scheme for SSTL2 Class IITue Feb 27 2001 - 05:30:53 PST
 Re: [SI-LIST] : HSTL-to-LVDS / LVDS-to-HSTL translators ???Tue Feb 13 2001 - 16:46:44 PST
 Re: [SI-LIST] : Number of power pads for a chip, looking for rule of thumb.Tue Jan 23 2001 - 06:51:45 PST
 Re: [SI-LIST] : Comments on proposed standardTue Jan 09 2001 - 14:21:47 PST
 Re: [SI-LIST] : Comments on proposed standardTue Jan 09 2001 - 14:18:51 PST
 Re: [SI-LIST] : Comments on proposed standardTue Jan 09 2001 - 14:16:51 PST
 Re: [SI-LIST] : Comments on proposed standardThu Jan 04 2001 - 18:26:20 PST
 [SI-LIST] : Comments on proposed standardThu Jan 04 2001 - 09:23:30 PST
 Re: [SI-LIST] : Prior Art: FR-4 lossy W modelsThu Jan 04 2001 - 09:20:09 PST
 [SI-LIST] : Prior Art: FR-4 lossy W modelsWed Jan 03 2001 - 19:26:30 PST
Dagostino, Tom
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 11:31:56 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 10:19:12 PST
 RE: [SI-LIST] : Resistive probe and twisted pair revisitedWed Jan 03 2001 - 08:53:37 PST
 RE: [SI-LIST] : Resistive probe questionTue Jan 02 2001 - 13:32:24 PST
 RE: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 17:05:20 PST
 [SI-LIST] : RE: Questions on the relationship between IBIS model & datasheetTue Dec 05 2000 - 12:00:40 PST
Dale Jenkins
 [SI-LIST] : Does splitting top side ground help with noise?Fri Feb 02 2001 - 05:04:03 PST
 [SI-LIST] : Top side ground split questionMon Jan 29 2001 - 06:06:35 PST
 [SI-LIST] : Top sided split ground plane questionThu Jan 25 2001 - 05:35:35 PST
 [SI-LIST] : Split ground on top of PCBFri Jan 19 2001 - 05:37:27 PST
DAmbrosia, John F
 RE: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 13:21:36 PDT
Dan Bostan
 [SI-LIST] : Exceptional Employment Opportunities with ATOGA SystemsTue Dec 12 2000 - 22:50:24 PST
 [SI-LIST] : Exceptional Employment Opportunities with ATOGA SystemsWed Nov 01 2000 - 22:13:09 PST
 [SI-LIST] : Job Openings at ATOGA SystemsFri Sep 29 2000 - 23:43:42 PDT
Dan Oh
 Re: [SI-LIST] : HSPICE W-element and skin effectTue Sep 12 2000 - 12:01:46 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectTue Sep 12 2000 - 10:09:51 PDT
Dan Swanson
 RE: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 09:31:24 PST
 RE: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 07:10:22 PST
 RE: [SI-LIST] : HFSS QuestionMon Nov 13 2000 - 09:08:52 PST
 RE: [SI-LIST] : Plane Splits InspectionMon Nov 13 2000 - 04:33:01 PST
 RE: [SI-LIST] : differential impedance calculationsFri Nov 03 2000 - 08:15:16 PST
 RE: [SI-LIST] : More HelpThu Sep 07 2000 - 04:14:20 PDT
Daniel Finchelstein
 RE: [SI-LIST] : ibis2spiceFri Dec 15 2000 - 06:50:46 PST
Daniel Lischinsky
 [SI-LIST] : Eye pattern with differencial signals.Fri Nov 03 2000 - 13:51:12 PST
Daniel, Erik S.
 RE: [SI-LIST] : Delay linesFri Jan 26 2001 - 08:46:25 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Tue Jan 23 2001 - 05:02:04 PST
 RE: [SI-LIST] : CPW and CPSFri Jan 19 2001 - 11:35:20 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 04:57:23 PST
 RE: [SI-LIST] : connector model for differential signalThu Oct 26 2000 - 08:59:08 PDT
 RE: [SI-LIST] : connector model for differential signalThu Oct 26 2000 - 05:29:58 PDT
 RE: [SI-LIST] : Differential TDR probesThu Oct 19 2000 - 15:26:16 PDT
 RE: [SI-LIST] : HSPICE W-element and skin effectTue Sep 12 2000 - 10:31:06 PDT
 RE: [SI-LIST] : Signal DispersionTue Sep 05 2000 - 04:56:31 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 10:23:07 PDT
Dave Anthony
 [SI-LIST] : Anouncement - EMC CourseWed Aug 30 2000 - 17:04:39 PDT
Dave Chengson
 [SI-LIST] : Linpar 2-D field solver experiences?Tue Nov 21 2000 - 21:51:18 PST
Dave Hoover
 Re: [SI-LIST] : Copper balanceSun Feb 11 2001 - 00:42:05 PST
 Re: [SI-LIST] : layer stackupMon Dec 11 2000 - 18:08:29 PST
 Re: [SI-LIST] : PC Board Terms and DefinitionsThu Dec 07 2000 - 17:57:13 PST
 RE: [SI-LIST] : Possible TDR microstrip measurement error?Thu Nov 02 2000 - 21:48:27 PST
 Re: [SI-LIST] : 2 mil plane-plane separationFri Sep 08 2000 - 06:48:20 PDT
 [SI-LIST] : Activation of IPC Signal Integrity Vendor ListingWed Aug 30 2000 - 07:28:33 PDT
 Re: [SI-LIST] : PCB Suppliers - 4 mil dielectricWed Aug 30 2000 - 07:09:49 PDT
 Re: [SI-LIST] : copper finish/copper oxidation on pcbWed Aug 30 2000 - 07:03:40 PDT
David Butler
 [SI-LIST] : differential pair separationMon Aug 14 2000 - 13:03:10 PDT
David Haedge
 [SI-LIST] : RGB - 15 Pin Connector PerformanceTue Nov 14 2000 - 14:45:39 PST
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 13:42:28 PDT
David Instone
 Re: [SI-LIST] : Multi-drop backplane trace, with Z0=50 ohms - but my TDR says 40 ohms (fwd)Mon Feb 19 2001 - 05:51:31 PST
 [SI-LIST] : Broadside v edge coupled striplinesThu Jan 18 2001 - 04:47:57 PST
 Re: [SI-LIST] : matched delayTue Nov 21 2000 - 02:50:46 PST
 Re: [SI-LIST] : Noise on Ref Planes/DecouplingFri Nov 03 2000 - 08:55:18 PST
 Re: [SI-LIST] : Re: Diff probes for tdr.Wed Oct 25 2000 - 01:38:16 PDT
 Re: [SI-LIST] : Re: Diff probes for tdr.Tue Oct 24 2000 - 01:44:52 PDT
David Kaiser
 RE: [SI-LIST] : Regarding plane splitsTue Dec 05 2000 - 15:58:19 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 08:26:49 PST
 RE: [SI-LIST] : Eye pattern with differencial signals.Mon Nov 27 2000 - 17:09:36 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesMon Nov 27 2000 - 16:28:12 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesMon Nov 27 2000 - 10:16:50 PST
Dawson Yee
 RE: [SI-LIST] : Fwd: Probing power plane with analyzer.Thu Sep 28 2000 - 14:15:33 PDT
Degerstrom, Michael J.
 RE: [SI-LIST] : Simulation Models for Cables and ConnectorsThu Jan 11 2001 - 13:18:26 PST
 RE: [SI-LIST] : Comments on proposed standardFri Jan 05 2001 - 11:50:58 PST
 RE: [SI-LIST] : Fiber Optic Patch Cables, Connectors and Related Hardware ReflectorFri Jan 05 2001 - 11:07:29 PST
 RE: [SI-LIST] : request info eye patternsThu Dec 21 2000 - 06:53:34 PST
 RE: [SI-LIST] : W-element in HSPICEThu Dec 21 2000 - 06:43:42 PST
 RE: [SI-LIST] : s parameters to rlgc matrixThu Dec 21 2000 - 06:37:01 PST
 RE: [SI-LIST] : Eye pattern with differencial signals.Fri Nov 24 2000 - 12:30:40 PST
 [SI-LIST] : 10 Gb/s bufferMon Oct 30 2000 - 09:27:33 PST
 [SI-LIST] : SimLab toolsMon Oct 23 2000 - 09:34:35 PDT
 RE: [SI-LIST] : Book Announcement (Different book this time)Mon Oct 23 2000 - 09:20:14 PDT
 RE: [SI-LIST] : QuestionWed Oct 18 2000 - 12:50:46 PDT
 RE: [SI-LIST] : Seeking Fiber Optics ReferencesWed Oct 04 2000 - 11:21:20 PDT
 RE: [SI-LIST] : Schematic tools for generating HSPICE fileTue Sep 05 2000 - 19:42:33 PDT
 RE: [SI-LIST] : "skin effect/depth calculation results"Tue Sep 05 2000 - 19:15:06 PDT
Dennis Rehm
 [SI-LIST] : tand and ErThu Nov 30 2000 - 12:36:00 PST
Dennis Schmitz
 [SI-LIST] : LVDS Spice models?Wed Jan 31 2001 - 15:43:33 PST
 Re: [SI-LIST] : How to simulate SCSI backplane with 15 slots?Wed Jan 10 2001 - 09:28:00 PST
 [SI-LIST] : 100 ohm cable for long distances.Wed Dec 06 2000 - 19:36:14 PST
 Re: [SI-LIST] : Backplane hot-insert rings like a bell.Wed Dec 06 2000 - 16:12:53 PST
 [SI-LIST] : Backplane hot-insert rings like a bell.Wed Dec 06 2000 - 13:07:00 PST
 Re: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 12:54:40 PST
 Re: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 12:51:32 PST
 [SI-LIST] : Re: Backplane Board insertion problemWed Dec 06 2000 - 08:30:56 PST
 Re: [SI-LIST] : Capacitor dielectric typeTue Dec 05 2000 - 14:37:39 PST
Dennis Tomlinson
 Re: [SI-LIST] : Problems with XNSWed Jan 24 2001 - 07:05:30 PST
 Re: [SI-LIST] : 2.5Gbps across a backplane?Fri Oct 13 2000 - 12:49:25 PDT
Dennis Yarak
 Re: [SI-LIST] : Regarding plane splitsTue Jan 02 2001 - 17:26:22 PST
 Re: [SI-LIST] : Regarding plane splitsMon Jan 01 2001 - 00:28:43 PST
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 13:38:04 PDT
Derek Tsai
 [SI-LIST] : Signal Integrity Engineer Position @ SunFri Oct 20 2000 - 15:40:26 PDT
 Re: [SI-LIST] : Signal Integrity Engineer Position @ SunThu Oct 19 2000 - 11:46:56 PDT
 [SI-LIST] : Signal Integrity Engineer Position @ SunWed Oct 18 2000 - 13:41:53 PDT
Derrick Stikeleather
 Re: [SI-LIST] : 100Base-TX board SI issuesWed Nov 22 2000 - 05:10:18 PST
 Re: [SI-LIST] : Twisted Pair ImpedanceWed Nov 22 2000 - 04:51:04 PST
Devrim Fidanci
 [SI-LIST] : looking for somebodyMon Oct 02 2000 - 06:04:21 PDT
Dill, Franz @ Celerity
 RE: [SI-LIST] : Differential Impedance Effects on Diff. Return Cu rrentWed Jan 03 2001 - 16:04:32 PST
 [SI-LIST] : Differential Impedance Effects on Diff. Return CurrentWed Jan 03 2001 - 14:20:09 PST
 RE: [SI-LIST] : What first-routing/plane splitting?Tue Dec 19 2000 - 11:08:33 PST
 [SI-LIST] : AC Impedence / Buried Cap QuestionWed Dec 06 2000 - 17:31:56 PST
Dilpreet Saini
 RE: [SI-LIST] : UltraCADs ESR Calculator *UPGRADED*Fri Dec 29 2000 - 14:21:25 PST
 RE: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 15:23:11 PST
 RE: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 10:33:04 PST
 RE: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 09:26:05 PST
 [SI-LIST] : Ferrite BeadsWed Nov 15 2000 - 13:44:38 PST
 [SI-LIST] : Decoupling caps selectionFri Oct 27 2000 - 15:14:48 PDT
Dima Smolyansky
 Re: [SI-LIST] : Reference MaterialMon Feb 26 2001 - 10:46:40 PST
 [SI-LIST] : Jitter and eye-diagram degradationWed Feb 14 2001 - 13:20:30 PST
 Re: [SI-LIST] : Feedback needed in TDR measurementsWed Feb 14 2001 - 11:50:29 PST
 Re: [SI-LIST] : Feedback needed in TDR measurementsTue Feb 13 2001 - 16:16:43 PST
 [SI-LIST] : TDR for package characterizationWed Jan 17 2001 - 11:45:52 PST
 Re: [SI-LIST] : connector model for differential signalWed Oct 25 2000 - 23:56:45 PDT
 Re: [SI-LIST] : connector model for differential signalTue Oct 24 2000 - 18:09:40 PDT
 Re: [SI-LIST] : Re: Diff probes for tdr.Mon Oct 23 2000 - 20:55:27 PDT
 Re: [SI-LIST] : TDRTue Sep 12 2000 - 19:52:22 PDT
DJA
 [SI-LIST] : Availability of any ON-Line Electrical Engineering Glossary/Dictionary Reference ResourcesMon Jan 29 2001 - 08:18:59 PST
 [SI-LIST] : Speaker at IEEE-EMC Society - Los Angeles, CA Chapter - 6:00 PM, on Wednesday, January 24, 2001Tue Jan 23 2001 - 16:28:39 PST
Djohan, Adrianus
 [SI-LIST] : s parameters to rlgc matrixThu Dec 14 2000 - 13:02:02 PST
Don Major
 RE: [SI-LIST] : Decoupling capacitors (again!)Sat Aug 19 2000 - 22:24:03 PDT
Donald Telian
 Re: [SI-LIST] : PCI Bus propagation delay measurementThu Nov 02 2000 - 09:31:20 PST
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Sep 26 2000 - 08:45:27 PDT
 Re: [SI-LIST] : Custom measurements in Specctraquest(Sigxp)Thu Sep 07 2000 - 10:18:09 PDT
 RE: [SI-LIST] : PCI Driver Output ImpedanceWed Sep 06 2000 - 10:20:46 PDT
Dori Itzhaki
 [SI-LIST] : PCB modelWed Oct 11 2000 - 05:43:40 PDT
DORIN OPREA
 Re: [SI-LIST] : Copper balanceMon Feb 12 2001 - 06:35:10 PST
 Re: [SI-LIST] : Problems with XNSWed Jan 24 2001 - 09:00:57 PST
 Re: FW: [SI-LIST] : Broadside v edge coupled striplinesMon Jan 22 2001 - 06:31:08 PST
 Re: [SI-LIST] : Copper balanceWed Jan 10 2001 - 11:55:58 PST
 [SI-LIST] : Copper balanceWed Jan 10 2001 - 08:30:30 PST
 Re: [SI-LIST] : 2.5 Gbps across a backplaneTue Oct 17 2000 - 12:16:48 PDT
 Re: [SI-LIST] : 2.5 Gbps across a backplaneTue Oct 17 2000 - 05:52:05 PDT
 Re: [SI-LIST] : multiple power planesThu Oct 05 2000 - 06:08:22 PDT
 [SI-LIST] : SI open positionFri Sep 08 2000 - 14:07:37 PDT
Doug
 RE: [SI-LIST] : Flaming storyWed Jan 24 2001 - 23:09:47 PST
 RE: [SI-LIST] : Regarding plane splitsMon Jan 01 2001 - 13:29:11 PST
 RE: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 07:40:50 PST
 RE: [SI-LIST] : speaking of motorsSat Nov 11 2000 - 11:09:04 PST
 RE: [SI-LIST] : Best System Grounding Scheme for ESD, and RF emissionMon Oct 30 2000 - 20:14:14 PST
 RE: [SI-LIST] : Gnd plane in analog&digital circuitsSat Oct 28 2000 - 11:37:39 PDT
 Re: [SI-LIST] : Cavity Resonant frequecy and radiated EMIMon Sep 25 2000 - 01:44:54 PDT
 Re: [SI-LIST] : Cavity Resonant frequecy and radiated EMISun Sep 24 2000 - 20:51:41 PDT
 Re: [SI-LIST] : skin effectSun Sep 03 2000 - 18:57:56 PDT
 Re: [SI-LIST] : skin effectSat Sep 02 2000 - 18:23:10 PDT
Doug Brooks
 RE: [SI-LIST] : via current carrying capacityFri Feb 02 2001 - 14:16:48 PST
 Re: [SI-LIST] : Differential Impedance Effects on Diff. Return CurrentWed Jan 03 2001 - 15:12:09 PST
 [SI-LIST] : UltraCADs ESR Calculator *UPGRADED* (Resend)Wed Jan 03 2001 - 11:47:33 PST
 [SI-LIST] : UltraCADs ESR Calculator *UPGRADED*Fri Dec 29 2000 - 12:35:47 PST
 [SI-LIST] : On line impedance calculatorsFri Dec 08 2000 - 09:02:33 PST
 Re: [SI-LIST] : Bypass Capacitor SoftwareSun Nov 19 2000 - 15:45:26 PST
 Re: [SI-LIST] : Capacitor dielectric typeFri Nov 17 2000 - 10:16:57 PST
 RE: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 16:36:34 PST
 [SI-LIST] : Question Re: Wire Gauge and resistivityMon Nov 13 2000 - 10:36:54 PST
 RE: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 09:22:46 PST
 Re: [SI-LIST] : deCoupling caps and there placementSun Nov 12 2000 - 16:50:01 PST
 RE: [SI-LIST] : Current flow limit for wire bondingTue Oct 10 2000 - 14:22:18 PDT
 Re: [SI-LIST] : Current flow limit for wire bondingThu Oct 05 2000 - 08:59:02 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 12:43:58 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 12:25:02 PDT
Doug Hopperstad
 [SI-LIST] : RE: 100 ohm differential Vs 150 ohmThu Jan 25 2001 - 10:13:36 PST
 RE: [SI-LIST] : diff pair routing rulesTue Jan 23 2001 - 11:35:31 PST
 [SI-LIST] : RE: IBIS model questionTue Jan 16 2001 - 11:07:42 PST
 [SI-LIST] : RE: CDL file formatWed Jan 03 2001 - 15:01:10 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 08:53:00 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 07:24:04 PST
 [SI-LIST] : RE: Crosstalk Bus spacingWed Nov 29 2000 - 12:26:58 PST
 [SI-LIST] : RE: PCI crosstalk on Dual striplineTue Nov 21 2000 - 11:29:26 PST
 [SI-LIST] : RE: SSTLMon Oct 30 2000 - 14:03:16 PST
 [SI-LIST] : RE: PCI routing rulesWed Oct 11 2000 - 12:18:03 PDT
 [SI-LIST] : RE: FR408 vs. GETEKWed Oct 11 2000 - 11:59:58 PDT
Doug McKean
 Re: [SI-LIST] : Shielded Flat Flex CableWed Feb 28 2001 - 18:08:26 PST
 RE: [SI-LIST] : Simple question about propagation speed vs. dielectricSun Feb 18 2001 - 17:40:05 PST
 Re: [SI-LIST] : SI position available?Fri Feb 16 2001 - 09:21:38 PST
 Re: [SI-LIST] : current carrying capability of circuit board tracesThu Feb 15 2001 - 13:39:47 PST
 Re: [SI-LIST] : current carrying capability of circuit board tracesThu Feb 15 2001 - 11:38:11 PST
 Re: [SI-LIST] : Skin EffectWed Jan 24 2001 - 12:48:15 PST
 Re: [SI-LIST] : How to simulate SCSI backplane with 15 slots?Fri Jan 12 2001 - 13:40:16 PST
 Re: [SI-LIST] : request info eye patternsThu Dec 21 2000 - 13:28:28 PST
 Re: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 11:06:57 PST
 [SI-LIST] : Evaluation time ...Fri Dec 15 2000 - 15:23:00 PST
 Re: [SI-LIST] : Twisted Pair ImpedanceTue Nov 21 2000 - 14:21:56 PST
 Re: [SI-LIST] : Capacitor dielectric typeFri Nov 17 2000 - 09:42:48 PST
 Re: [SI-LIST] : Connector pin pwr/gnd ratioMon Nov 13 2000 - 14:31:31 PST
 Re: [SI-LIST] : Question Re: Wire Gauge and resistivityMon Nov 13 2000 - 11:27:25 PST
 Re: [SI-LIST] : DC Motor questionThu Nov 09 2000 - 17:00:08 PST
 Re: [SI-LIST] : Connecting board grounds to chassisTue Nov 07 2000 - 11:33:10 PST
 Re: [SI-LIST] : Why 110 VAC on my circuitWed Nov 01 2000 - 08:55:15 PST
 Re: [SI-LIST] : EMI due to fans (fwd)Thu Oct 12 2000 - 11:25:50 PDT
 Re: [SI-LIST] : Current flow limit for wire bondingWed Oct 04 2000 - 10:08:09 PDT
 Re: [SI-LIST] : Cavity Resonant frequecy and radiated EMIMon Sep 25 2000 - 09:17:46 PDT
 Re: [SI-LIST] : trace to trace couplingFri Sep 15 2000 - 13:20:20 PDT
 Re: [SI-LIST] : Bead-choking the power supply--everywhere!Wed Sep 13 2000 - 14:08:13 PDT
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 13:13:06 PDT
 Re: [SI-LIST] : question electrostatic solversTue Aug 29 2000 - 09:02:39 PDT
Doug Piper
 [SI-LIST] : Fiber Optic Patch Cables, Connectors and Related Hardware ReflectorFri Jan 05 2001 - 06:07:02 PST
 [SI-LIST] : Catagory Five Wire SpecificationFri Oct 13 2000 - 10:06:29 PDT
 [SI-LIST] : Vendor for ULTRA-FLEXIBLE Catagory 5 wireFri Oct 06 2000 - 13:52:18 PDT
Douglas C. Smith
 [SI-LIST] : Unusual sources of signal corruptionThu Feb 01 2001 - 07:19:12 PST
 Re: [SI-LIST] : Resistive probe questionTue Jan 02 2001 - 10:21:04 PST
 [SI-LIST] : It's just a wire, isn't it?Mon Jan 01 2001 - 19:10:28 PST
 [SI-LIST] : Probe constructionFri Dec 08 2000 - 06:47:11 PST
 [SI-LIST] : More paperclip PWB measurementsMon Nov 06 2000 - 11:22:18 PST
 [SI-LIST] : Resistor design and ESD Symposium picturesSun Oct 01 2000 - 18:39:24 PDT
 Re: [SI-LIST] : Fwd: Probing power plane with analyser.Thu Sep 28 2000 - 12:09:12 PDT
 [SI-LIST] : Data Transmission System paperSun Sep 17 2000 - 09:45:38 PDT
 [SI-LIST] : An interesting source for copper foil tapeThu Aug 31 2000 - 19:25:38 PDT
Dr. Edward P. Sayre
 RE: [SI-LIST] : SI position available?Sat Feb 17 2001 - 07:25:33 PST
 [SI-LIST] : SCSI backplane investigationsMon Jan 15 2001 - 12:27:15 PST
 [SI-LIST] : 2.5 Gbps across a backplaneMon Oct 16 2000 - 12:15:50 PDT
Drury, David
 [SI-LIST] : terminator simulationsMon Dec 04 2000 - 11:14:56 PST
Dunbar, Tony
 RE: [SI-LIST] : IBIS vs HSpiceFri Jan 19 2001 - 12:42:50 PST
 RE: [SI-LIST] : Differential Impedance Effects on Diff. Return Cu rrentWed Jan 03 2001 - 16:23:01 PST
 RE: [SI-LIST] : Regarding plane splitsTue Jan 02 2001 - 09:31:16 PST
 RE: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 10:05:08 PST
 RE: [SI-LIST] : Board IBIS modelSat Nov 11 2000 - 10:17:39 PST
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 10:47:47 PDT
e
 Re: [SI-LIST] : layer stackupTue Dec 12 2000 - 07:36:01 PST
 Re: [SI-LIST] : 100Base-TX board SI issuesWed Nov 22 2000 - 20:29:00 PST
 [SI-LIST] : 100Base-TX board SI issuesTue Nov 21 2000 - 23:13:49 PST
Ed Beckett
 [SI-LIST] : ConnectorTue Oct 31 2000 - 10:30:17 PST
Ed Lewis
 [SI-LIST] : Ansoft - 'No-Boundaries' Worldwide Roadshow - Amendment to Date!Tue Sep 19 2000 - 06:52:52 PDT
 [SI-LIST] : Ansoft - 'No-Boundaries' Worldwide Roadshow - InformationTue Sep 19 2000 - 05:17:51 PDT
Ed Priest
 RE: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 12:05:07 PST
Eddie Suckow
 [SI-LIST] : Re: si-list-digest V1 #415Mon Feb 12 2001 - 07:57:25 PST
Elya B. Joffe
 [SI-LIST] : Technical Committee on Signal Integrity and Microelectronic Technology within the IEEE EMC Society - Call for VolunteersWed Oct 25 2000 - 13:12:18 PDT
Eric Bogatin
 [SI-LIST] : New high bandwidth modeling course Feb 27, 28Tue Feb 13 2001 - 17:17:00 PST
 [SI-LIST] : IMAPS conf on high speed digital interconnectsThu Jan 04 2001 - 13:44:44 PST
 RE: [SI-LIST] : differential impedance calculationsThu Nov 02 2000 - 17:28:58 PST
 [SI-LIST] : effective dielectric constant as bulk dielectric constant errorMon Oct 30 2000 - 06:36:39 PST
 [SI-LIST] : Differential TDR probingThu Oct 26 2000 - 14:17:26 PDT
 [SI-LIST] : Possible TDR microstrip measurement error?Thu Oct 26 2000 - 14:17:29 PDT
 [SI-LIST] : 3nd Annual IMAPS ATW on HIGH SPEED DIGITAL INTERCONNECTS- call for papersMon Oct 09 2000 - 05:37:24 PDT
Eric Goodill
 Re: [SI-LIST] : Combined single-ended/differential termination package?Mon Feb 26 2001 - 21:17:53 PST
 Re: [SI-LIST] : Combined single-ended/differential termination package?Mon Feb 26 2001 - 18:09:19 PST
 [SI-LIST] : Combined single-ended/differential termination package?Mon Feb 26 2001 - 15:46:56 PST
Erich Heinemann
 [SI-LIST] : Decoupling at PCB connectorsMon Nov 27 2000 - 16:44:46 PST
Erich Heinemann/Beaverton/IBM
 [SI-LIST] : VIA Coupling CalculationsMon Oct 30 2000 - 10:08:50 PST
Fabrice BOISSIERES
 [SI-LIST] : cable model for UDMA and USBFri Aug 25 2000 - 08:52:56 PDT
Farrokh Mottahedin
 [SI-LIST] : Skin EffectWed Jan 24 2001 - 11:44:04 PST
 Re: [SI-LIST] : How to simulate SCSI backplane with 15 slots?Wed Jan 10 2001 - 13:42:06 PST
 RE: [SI-LIST] : Fiber Optic Patch Cables, Connectors and Related Hardware ReflectorFri Jan 05 2001 - 13:39:42 PST
Fasig, Jonathan L.
 FW: [SI-LIST] : IDE and SCSI SimulationFri Dec 01 2000 - 06:58:52 PST
 [SI-LIST] : On-chip decoupling cap design?Thu Oct 26 2000 - 11:35:15 PDT
 RE: [SI-LIST] : Electrical Properties of SolderWed Sep 20 2000 - 10:07:36 PDT
Fender, DoreenX S
 RE: [SI-LIST] : SI position available?Thu Feb 15 2001 - 13:03:32 PST
 [SI-LIST] : Signal Integrity Experts - Open Job PositionTue Sep 26 2000 - 13:26:14 PDT
Fethi Bellamine
 Re: [SI-LIST] : x-talk saturationMon Aug 21 2000 - 12:38:13 PDT
Fokken, Gregg J.
 [SI-LIST] : Cadence Spectre -> HSPICEThu Sep 28 2000 - 05:13:22 PDT
Frances_Hart@Dell.com
 RE: [SI-LIST] : Opportunities at Dell - looking for inputWed Sep 27 2000 - 14:57:43 PDT
 [SI-LIST] : Opportunities at Dell - looking for inputTue Sep 26 2000 - 17:02:30 PDT
Frank Kern
 [SI-LIST] : Intel's Pentium III IBIS models for the PGA370Fri Nov 10 2000 - 15:20:20 PST
Fred Balistreri
 Re: [SI-LIST] : Matched Length TracesFri Nov 10 2000 - 13:10:10 PST
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 10:41:21 PDT
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Oct 03 2000 - 09:33:22 PDT
Gaboian, Jerry
 RE: [SI-LIST] : differential signaling over coaxial cablesTue Feb 20 2001 - 08:59:37 PST
 [SI-LIST] : Routing Differential Pairs as 100 differentially Vs individually 50 ohm linesThu Nov 09 2000 - 06:31:49 PST
 RE: [SI-LIST] : Best copper fill patternFri Oct 27 2000 - 11:43:30 PDT
Gaines, William
 RE: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 08:12:40 PST
Gary Haussmann
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Wed Nov 22 2000 - 13:25:07 PST
Gary Mattingly
 [SI-LIST] : QuestionMon Oct 09 2000 - 07:40:58 PDT
Gary Otonari
 Re: [SI-LIST] : HIgh-speed interconnect characterizationMon Dec 11 2000 - 10:41:34 PST
 Re: [SI-LIST] : How to get started in SI (TRAINING)Tue Sep 05 2000 - 10:07:58 PDT
Gary Peterson
 [SI-LIST] : differential impedance calculationsWed Nov 01 2000 - 12:50:37 PST
GARY ROSEN
 [SI-LIST] : Core parasiticsThu Dec 21 2000 - 17:03:10 PST
 Re: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 12:04:26 PST
 Re: [SI-LIST] : 2.5Gbps across a backplane?Mon Oct 16 2000 - 09:33:52 PDT
 Re: [SI-LIST] : skin effectSat Sep 02 2000 - 15:01:38 PDT
gedlund@us.ibm.com
 [SI-LIST] : How to measure IBIS model form a Chip?Thu Nov 09 2000 - 17:37:48 PST
George Borkowicz
 RE: [SI-LIST] : Comments on proposed standardFri Jan 05 2001 - 10:50:14 PST
 RE: [SI-LIST] : IBIS model (Package parasitics)Wed Dec 20 2000 - 08:38:48 PST
 RE: [SI-LIST] : ibis2spiceFri Dec 15 2000 - 08:09:25 PST
 RE: [SI-LIST] : ibis2spiceThu Dec 14 2000 - 13:17:33 PST
 RE: [SI-LIST] : IBIS modelersFri Dec 08 2000 - 11:44:31 PST
 RE: [SI-LIST] : PCI Bus problem (an interesting one)Tue Nov 21 2000 - 07:16:05 PST
 [SI-LIST] : Best coppper fill patternFri Oct 27 2000 - 07:30:21 PDT
 RE: [SI-LIST] : EMI due to fans (fwd)Thu Oct 12 2000 - 10:03:03 PDT
 RE: [SI-LIST] : Information on the I/O padsTue Oct 10 2000 - 11:23:45 PDT
 RE: [SI-LIST] : PCI modelFri Sep 29 2000 - 10:38:19 PDT
 RE: [SI-LIST] : spice models ECLin PSFri Sep 29 2000 - 08:56:13 PDT
 RE: [SI-LIST] : Schematic tools for generating HSPICE fileWed Aug 30 2000 - 05:56:02 PDT
 RE: [SI-LIST] : simple ?? newbie issueTue Aug 29 2000 - 06:40:49 PDT
 RE: [SI-LIST] : simple ?? newbie issueMon Aug 28 2000 - 10:08:43 PDT
George James
 RE: [SI-LIST] : Opportunities at Dell - looking for inputWed Sep 27 2000 - 15:57:58 PDT
George Rasko
 FW: [SI-LIST] : One Differential To AnotherThu Dec 07 2000 - 17:21:13 PST
 [SI-LIST] : One Differential To AnotherFri Nov 10 2000 - 15:27:18 PST
George Shaw
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 12:21:43 PST
George_Tang@Dell.com
 [SI-LIST] : SI position available?Thu Feb 15 2001 - 11:52:18 PST
 RE: [SI-LIST] : High Speed AC CouplingTue Oct 31 2000 - 18:15:56 PST
 RE: [SI-LIST] : Opportunities at Dell - looking for inputWed Sep 27 2000 - 14:55:01 PDT
 RE: [SI-LIST] : Signal DispersionWed Sep 13 2000 - 10:10:22 PDT
 RE: [SI-LIST] : Signal DispersionTue Sep 12 2000 - 16:55:45 PDT
 RE: [SI-LIST] : "skin effect/depth calculation results"Fri Sep 01 2000 - 16:44:25 PDT
 RE: [SI-LIST] : "skin effect/depth calculation results"Fri Sep 01 2000 - 15:50:04 PDT
Gerald Aska
 [SI-LIST] : Mentor Graphics ICXTue Oct 17 2000 - 11:08:19 PDT
Giorgio Ravesio
 [SI-LIST] : Crosstalk between signals running on different layersSun Oct 08 2000 - 23:42:10 PDT
Girish_Singh@Dell.com
 [SI-LIST] : PCI/PCIX STANDARD IBIS MODELS!!!Tue Feb 27 2001 - 13:45:18 PST
Goferman Stas
 [SI-LIST] : End TerminationSun Jan 07 2001 - 09:15:49 PST
Golian, Alexander
 [SI-LIST] : Fuses for telecom applicationsMon Nov 27 2000 - 10:48:40 PST
 [SI-LIST] : Processor Supervisor AmendedMon Nov 20 2000 - 10:56:22 PST
 [SI-LIST] : Processor SupervisorsMon Nov 20 2000 - 08:26:23 PST
 [SI-LIST] : Question about ferrite beadsMon Nov 13 2000 - 08:02:18 PST
 [SI-LIST] : InductorsSat Nov 04 2000 - 10:32:05 PST
 [SI-LIST] : Inductor SelectionTue Nov 07 2000 - 06:50:38 PST
 [SI-LIST] : Where to put AC coupling cap.Fri Nov 03 2000 - 04:56:07 PST
 [SI-LIST] : High Speed AC CouplingTue Oct 31 2000 - 13:45:08 PST
 [SI-LIST] : Dielectric MaterialsFri Oct 20 2000 - 12:36:12 PDT
Gonzo
 RE: [SI-LIST] : skin effect/spreading inductanceThu Aug 31 2000 - 13:49:37 PDT
Graham, David
 [SI-LIST] : Test Interface board routing - Diff vs. SingleMon Jan 29 2001 - 09:02:29 PST
greg kimball
 Re: [SI-LIST] : Measuring parasitic valuesWed Sep 20 2000 - 23:12:01 PDT
Gregory R Edlund
 [SI-LIST] : example I/O buffer accuracy reportTue Dec 19 2000 - 07:00:21 PST
 [SI-LIST] : waveform correlation calculatorTue Dec 19 2000 - 06:39:45 PST
 Re: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 14:27:49 PST
 [SI-LIST] : Verifying IBIS modelsMon Dec 04 2000 - 13:34:04 PST
gregory.heiler@kodak.com
 [SI-LIST] : Non-Montonicity at Pin vs. DieTue Feb 27 2001 - 09:12:36 PST
 [SI-LIST] : LVPECL Info SearchThu Sep 14 2000 - 14:54:18 PDT
Greim, Michael
 RE: [SI-LIST] : via current carrying capacityFri Feb 02 2001 - 12:40:21 PST
 RE: [SI-LIST] : Problems with XNSWed Jan 24 2001 - 07:54:59 PST
 [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 08:02:30 PST
 RE: [SI-LIST] : W-element in HSPICEFri Dec 29 2000 - 10:04:57 PST
 RE: [SI-LIST] : eye diagram in HSpiceWed Dec 20 2000 - 08:32:49 PST
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 10:20:09 PST
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 08:18:43 PST
 RE: [SI-LIST] : layer stackupTue Dec 12 2000 - 08:07:41 PST
 RE: [SI-LIST] : PC Board Terms and DefinitionsFri Dec 08 2000 - 06:42:39 PST
 RE: [SI-LIST] : Post layout simulations: "To do or not do them a nd when to do them..."Thu Dec 07 2000 - 10:26:04 PST
 RE: [SI-LIST] : LICA capacitorsThu Nov 16 2000 - 11:06:37 PST
 RE: [SI-LIST] : 2.5Gbps across a backplane?Mon Oct 16 2000 - 06:04:35 PDT
 [SI-LIST] : looking for coupled model for 5 row 41612 din connector.....Mon Sep 25 2000 - 12:07:38 PDT
 RE: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 13:00:57 PDT
 RE: [SI-LIST] : Schematic tools for generating HSPICE fileTue Aug 29 2000 - 08:00:45 PDT
 RE: [SI-LIST] : PCB Suppliers - 4 mil dielectricTue Aug 29 2000 - 05:53:06 PDT
 RE: [SI-LIST] : Board Data NeededMon Aug 28 2000 - 05:50:08 PDT
Grossman, Brett
 RE: [SI-LIST] : Ignorance in I & Q - ThanksMon Feb 26 2001 - 17:59:02 PST
 [SI-LIST] : Ignorance in I & QMon Feb 26 2001 - 16:23:39 PST
 RE: [SI-LIST] : Web Resource for Material PropertiesMon Jan 08 2001 - 08:33:40 PST
Guy de Burgh
 Re: [SI-LIST] : Simulation of differential lines in XTKFri Aug 25 2000 - 08:18:18 PDT
Hall, Stephen H
 RE: [SI-LIST] : Decoupling caps selectionTue Oct 31 2000 - 09:58:10 PST
 RE: [SI-LIST] : Decoupling caps selectionMon Oct 30 2000 - 10:39:03 PST
Haller, Robert
 RE: [SI-LIST] : IBIS vs HSpiceSat Jan 20 2001 - 09:35:18 PST
 RE: [SI-LIST] : multiwire experience?Tue Jan 16 2001 - 13:30:55 PST
 RE: [SI-LIST] : Comments on proposed standardThu Jan 04 2001 - 10:47:17 PST
 [SI-LIST] : Resistor PacksWed Dec 27 2000 - 08:59:02 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 14:12:16 PST
 [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSFri Nov 10 2000 - 08:23:27 PST
 [SI-LIST] : Wire bond vs. Flip ChipTue Sep 12 2000 - 14:58:37 PDT
Hans Mellberg
 [SI-LIST] : Reminder; Today, SCV EMC Society presents:Tue Jan 09 2001 - 08:34:15 PST
Haque, Moshiul
 [SI-LIST] : RE: Questions on the relationship between IBIS model & datasheetThu Dec 14 2000 - 11:28:45 PST
HaroldLSJ@aol.com
 Re: [SI-LIST] : copper finish/copper oxidation on pcbTue Aug 29 2000 - 21:37:00 PDT
Harris, George
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 11:50:10 PDT
 [SI-LIST] : IBIS models for RAMBUS devicesMon Aug 21 2000 - 08:38:22 PDT
Hassan Ali
 RE: [SI-LIST] : Zo Choices & WhyTue Jan 02 2001 - 11:39:22 PST
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSThu Oct 05 2000 - 07:45:21 PDT
hawk lee
 [SI-LIST] : how do we select characteristic impedance ?Mon Jan 29 2001 - 12:36:51 PST
Heard, Chris
 RE: [SI-LIST] : via current carrying capacityThu Jan 25 2001 - 08:02:41 PST
 FW: [SI-LIST] : Broadside v edge coupled striplinesSun Jan 21 2001 - 17:01:18 PST
 RE: [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 18:45:52 PST
 RE: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 11:32:48 PDT
 RE: [SI-LIST] : Power PlanesThu Oct 05 2000 - 05:52:42 PDT
 RE: [SI-LIST] : simple ?? newbie issueSun Aug 27 2000 - 18:08:38 PDT
Heiko Dudek
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSWed Oct 04 2000 - 15:22:11 PDT
 Re: [SI-LIST] : x-talk saturationMon Aug 21 2000 - 22:13:35 PDT
Heinz Blennemann
 [SI-LIST] : OPENING: Signal Integrity Engineer, Juniper NetworksWed Aug 30 2000 - 19:43:57 PDT
Hemant Fulsunge
 [SI-LIST] : Internal TeminationMon Feb 19 2001 - 08:51:56 PST
henry_lee2@agilent.com
 RE: [SI-LIST] : RE: CDL file formatWed Jan 03 2001 - 17:27:51 PST
 [SI-LIST] : IBIS model (Package parasitics)Fri Dec 15 2000 - 15:23:58 PST
Heyfitch, Vadim
 RE: [SI-LIST] : question electrostatic solversTue Aug 29 2000 - 14:42:38 PDT
Hu Jianwei
 [SI-LIST] : Looking for some IBIS modelsMon Nov 27 2000 - 01:07:17 PST
Hurst, Joe
 RE: [SI-LIST] : current carrying capability of circuit board trac esThu Feb 15 2001 - 12:14:39 PST
IL SEONG
 [SI-LIST] : Reference for decision of characteristic impedanceFri Dec 01 2000 - 20:53:14 PST
In-myung Song
 [SI-LIST] : Board Stackup setting in Mentor.Wed Sep 06 2000 - 05:31:16 PDT
Ingraham, Andrew
 RE: [SI-LIST] : PCI/PCIX STANDARD IBIS MODELS!!!Tue Feb 27 2001 - 15:01:41 PST
 RE: [SI-LIST] : PCI length calculationsWed Feb 21 2001 - 07:49:18 PST
 RE: [SI-LIST] : PCI length calculationsTue Feb 20 2001 - 10:43:06 PST
 RE: [SI-LIST] : SYNTHETIC INDUCTOR USING SHORTED TX LINETue Feb 20 2001 - 06:09:28 PST
 RE: [SI-LIST] : Simple question about propagation speed vs. diel e ctricSun Feb 18 2001 - 12:33:17 PST
 RE: [SI-LIST] : PECL Clocks.Fri Feb 16 2001 - 06:35:49 PST
 RE: [SI-LIST] : ApsimIBIS-ToolkitMon Feb 05 2001 - 11:37:42 PST
 RE: [SI-LIST] : PCI topologyWed Jan 31 2001 - 14:54:30 PST
 RE: [SI-LIST] : Test Interface board routing - Diff vs. SingleTue Jan 30 2001 - 04:52:24 PST
 RE: [SI-LIST] : Delay linesFri Jan 26 2001 - 07:50:21 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 19:15:55 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 14:28:53 PST
 RE: [SI-LIST] : Trace Length QuestionMon Jan 15 2001 - 18:22:39 PST
 RE: [SI-LIST] : Copper balanceThu Jan 11 2001 - 07:48:04 PST
 RE: [SI-LIST] : Copper balanceWed Jan 10 2001 - 13:45:29 PST
 RE: [SI-LIST] : End TerminationTue Jan 09 2001 - 05:29:33 PST
 RE: [SI-LIST] : Differential Impedance Effects on Diff. Return Cu rrentWed Jan 03 2001 - 15:00:03 PST
 RE: [SI-LIST] : Zo Choices & WhyTue Jan 02 2001 - 13:20:35 PST
 RE: [SI-LIST] : Regarding plane splitsMon Jan 01 2001 - 11:36:22 PST
 RE: [SI-LIST] : A PCI signal ringback questionWed Dec 27 2000 - 06:46:44 PST
 RE: [SI-LIST] : Core parasiticsFri Dec 22 2000 - 04:54:57 PST
 RE: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 08:30:17 PST
 RE: [SI-LIST] : ibis2spiceThu Dec 14 2000 - 14:10:27 PST
 RE: [SI-LIST] : PCI CLK trace length limitWed Dec 13 2000 - 04:26:21 PST
 RE: [SI-LIST] : PC Board Terms and DefinitionsFri Dec 08 2000 - 05:31:43 PST
 RE: [SI-LIST] : Regarding plane splitsWed Dec 06 2000 - 05:07:15 PST
 [SI-LIST] : RE: Questions on the relationship between IBIS model & datasheetTue Dec 05 2000 - 07:54:16 PST
 RE: [SI-LIST] : Clock Termination (WAS: Why can a resistor can re duce noise in output buffer)Sun Dec 03 2000 - 15:26:05 PST
 RE: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 11:23:06 PST
 RE: [SI-LIST] : Routing Differential Pairs as 100 differentially Vs individually 50 ohm linesWed Nov 22 2000 - 13:46:37 PST
 RE: [SI-LIST] : Twisted Pair ImpedanceTue Nov 21 2000 - 11:27:40 PST
 RE: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 21:37:44 PST
 RE: [SI-LIST] : matched delayMon Nov 20 2000 - 10:18:25 PST
 RE: [SI-LIST] : Flip flop setup and hold time and sensing circuitSun Nov 19 2000 - 14:33:22 PST
 RE: [SI-LIST] : Critical Parameter: rise-time or slew-rate?Tue Nov 14 2000 - 14:06:17 PST
 RE: [SI-LIST] : Connector pin pwr/gnd ratioTue Nov 14 2000 - 08:17:06 PST
 RE: [SI-LIST] : Plane Splits InspectionFri Nov 10 2000 - 08:55:17 PST
 RE: [SI-LIST] : PECL oscillator terminationThu Nov 09 2000 - 20:04:22 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 04:50:41 PST
 RE: [SI-LIST] : Inductor SelectionWed Nov 08 2000 - 06:04:13 PST
 RE: [SI-LIST] : Eye pattern with differencial signals.Mon Nov 06 2000 - 18:47:47 PST
 RE: [SI-LIST] : Eye pattern with differencial signals.Mon Nov 06 2000 - 14:21:49 PST
 RE: [SI-LIST] : Where to put AC coupling cap.Fri Nov 03 2000 - 09:06:38 PST
 RE: [SI-LIST] : PCI Bus propagation delay measurementFri Nov 03 2000 - 07:36:02 PST
 RE: [SI-LIST] : PCI Bus propagation delay measurementFri Nov 03 2000 - 05:31:38 PST
 RE: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 10:29:10 PST
 RE: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 08:38:18 PST
 RE: [SI-LIST] : Why 110 VAC on my circuitWed Nov 01 2000 - 05:07:58 PST
 RE: [SI-LIST] : High Speed AC CouplingWed Nov 01 2000 - 04:35:38 PST
 RE: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceTue Oct 31 2000 - 14:24:18 PST
 RE: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceTue Oct 31 2000 - 12:46:06 PST
 RE: [SI-LIST] : spread spectrum clock driversMon Oct 30 2000 - 07:02:33 PST
 RE: [SI-LIST] : The correct way to short tow (two) nodes in SPIC E is?Fri Oct 20 2000 - 11:44:14 PDT
 RE: [SI-LIST] : EMI due to fans (fwd)Fri Oct 13 2000 - 09:26:15 PDT
 RE: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 09:21:39 PDT
 RE: [SI-LIST] : Variability of Supply voltagesTue Oct 10 2000 - 18:07:44 PDT
 RE: [SI-LIST] : SCALE factor in HSPICE simulationsTue Sep 26 2000 - 10:30:50 PDT
 RE: [SI-LIST] : Bead-choking the power supply--everywhere!Thu Sep 14 2000 - 06:59:40 PDT
 RE: [SI-LIST] : PCI Driver Output ImpedanceWed Sep 06 2000 - 09:32:39 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 11:17:27 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 10:58:43 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 10:17:16 PDT
 [SI-LIST] : RE: AGP modelThu Aug 24 2000 - 13:06:09 PDT
Irfan Elahi
 [SI-LIST] : job opportunityMon Aug 28 2000 - 13:25:43 PDT
Issa, Elie
 RE: [SI-LIST] : CPW and CPSFri Jan 19 2001 - 13:13:57 PST
 RE: [SI-LIST] : Far end crosstalkFri Oct 13 2000 - 09:35:59 PDT
 RE: [SI-LIST] : Multi-Threaded HSpiceWed Oct 04 2000 - 06:54:00 PDT
 Re: [SI-LIST] : x-talk saturationSun Aug 20 2000 - 12:21:28 PDT
Itzhak Hirshtal
 Re: [SI-LIST] : Regarding plane splitsSun Dec 31 2000 - 22:53:01 PST
 Re: [SI-LIST] : Regarding plane splitsWed Dec 06 2000 - 11:50:07 PST
 Re: [SI-LIST] : Regarding plane splitsMon Dec 04 2000 - 00:21:17 PST
J. Eric Bracken
 Re: [SI-LIST] : The correct way to short tow nodes in SPICE is?Fri Oct 20 2000 - 11:35:34 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Fri Oct 13 2000 - 13:46:57 PDT
Jan Vercammen
 [SI-LIST] : spice models ECLin PSFri Sep 29 2000 - 06:40:01 PDT
 [SI-LIST] : question electrostatic solversTue Aug 29 2000 - 08:12:04 PDT
 Re: [SI-LIST] : x-talk saturationTue Aug 22 2000 - 03:42:11 PDT
 Re: [SI-LIST] : x-talk saturationTue Aug 22 2000 - 02:33:13 PDT
 Re: [SI-LIST] : x-talk saturationTue Aug 22 2000 - 01:21:38 PDT
 Re: [SI-LIST] : x-talk saturationMon Aug 21 2000 - 05:47:09 PDT
jan.vercammen.jv1@belgium.agfa.com
 [SI-LIST] : questions concerning a E-PBGAFri Feb 02 2001 - 02:25:36 PST
 [SI-LIST] : re-transmission: route editor zuken-redacFri Jan 26 2001 - 06:36:41 PST
 [SI-LIST] : route editor zuken-redacFri Jan 26 2001 - 04:53:49 PST
 Re: [SI-LIST] : why was 50ohm impedance chosen by engneers?Wed Jan 17 2001 - 00:34:51 PST
Jason Xiao
 RE: [SI-LIST] : differential impedance calculationsFri Nov 03 2000 - 06:50:19 PST
 RE: [SI-LIST] : DC isolation between CATV/HDTV equipment? XFM or Cap?Wed Nov 01 2000 - 07:35:14 PST
 [SI-LIST] : DC isolation between CATV/HDTV equipment? XFM or Cap?Wed Nov 01 2000 - 06:36:39 PST
 [SI-LIST] : Equivalent Conductivity of Inner Copper layer in PCB?Tue Oct 31 2000 - 13:27:31 PST
Javin Olson
 [SI-LIST] : diff pair routing rulesTue Jan 23 2001 - 08:14:49 PST
Jay Diepenbrock/Raleigh/IBM
 [SI-LIST] : list etiquette requestTue Oct 24 2000 - 06:03:11 PDT
 [SI-LIST] : TDRWed Sep 13 2000 - 06:04:11 PDT
 RE: [SI-LIST] : Schematic tools for generating HSPICE fileWed Aug 30 2000 - 06:18:18 PDT
Jean-Michel SAINSON
 [SI-LIST] : High Speed Digital Design Web Site?Thu Jan 25 2001 - 07:33:56 PST
Jeff Cain
 Re: [SI-LIST] : 2.5 Gbps across a backplaneMon Oct 16 2000 - 13:35:50 PDT
Jeff Reeve
 [SI-LIST] : Unit failing ESD testingThu Nov 02 2000 - 17:25:11 PST
 [SI-LIST] : multiple power planesWed Oct 04 2000 - 17:13:54 PDT
Jeff Zheng
 RE: [SI-LIST] : Connector pin pwr/gnd ratioMon Nov 13 2000 - 14:35:15 PST
Jennifer Pencis
 RE: [SI-LIST] : questions concerning a E-PBGAFri Feb 02 2001 - 06:30:20 PST
Jeremy Plunkett
 RE: [SI-LIST] : Regarding plane splitsTue Dec 05 2000 - 19:54:36 PST
Jerry Martinson
 [SI-LIST] : Question about Thin Flexible Coaxial cableFri Nov 10 2000 - 15:25:05 PST
Jian X. Zheng
 RE: [SI-LIST] : CPW and CPSMon Jan 22 2001 - 08:47:21 PST
 RE: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 11:01:29 PST
 RE: [SI-LIST] : 3D Simulation Software -- Ansoft HFSS vs. CST's Microwave StudioThu Nov 16 2000 - 16:31:13 PST
 RE: [SI-LIST] : VIA Coupling CalculationsMon Oct 30 2000 - 10:36:45 PST
 RE: [SI-LIST] : Question on propogation of high freq. signal in conductorsTue Sep 19 2000 - 08:42:00 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 10:33:35 PDT
Jim Freeman
 Re: [SI-LIST] : IR dropThu Jan 25 2001 - 13:27:55 PST
 Re: [SI-LIST] : Re: Diff probes for tdr.Tue Oct 24 2000 - 10:42:34 PDT
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSMon Oct 02 2000 - 18:52:40 PDT
Jim Muccioli
 RE: [SI-LIST] : Bypass Cap via placement considered. Negative L's?Tue Feb 27 2001 - 10:13:23 PST
 RE: [SI-LIST] : EMI due to fansFri Oct 13 2000 - 23:27:50 PDT
Jim_Pankratz@Dell.com
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 07:03:33 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 06:35:08 PST
 RE: [SI-LIST] : IBIS data of 815e chipsetWed Dec 13 2000 - 06:31:42 PST
 RE: [SI-LIST] : 133 SDRAM guidelinesWed Oct 04 2000 - 17:08:39 PDT
Jinhua Chen
 [SI-LIST] : The FFT analysis with AvanWavesFri Jan 05 2001 - 08:31:09 PST
 Re: [SI-LIST] : 2.5Gbps across a backplane?Thu Oct 12 2000 - 06:32:59 PDT
 RE: [SI-LIST] : SCALE factor in HSPICE simulationsTue Sep 26 2000 - 11:12:27 PDT
 [SI-LIST] : SCALE factor in HSPICE simulationsTue Sep 26 2000 - 08:07:34 PDT
JNH
 RE: [SI-LIST] : PCI topologyTue Jan 30 2001 - 22:40:07 PST
 RE: [SI-LIST] : Possible TDR microstrip measurement error?Thu Oct 26 2000 - 19:29:43 PDT
 RE: [SI-LIST] : RE: PCI routing rulesWed Oct 11 2000 - 16:59:14 PDT
 RE: [SI-LIST] : parasitic value for viaTue Sep 19 2000 - 05:16:26 PDT
Joan Vicent Castell Balaguer
 [SI-LIST] : EuroconnectorTue Nov 28 2000 - 09:56:24 PST
 [SI-LIST] : ferrite bead modelFri Oct 20 2000 - 05:06:51 PDT
John Carrillo
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesWed Nov 29 2000 - 10:56:28 PST
John Fisher
 RE: [SI-LIST] : Differential TDR probesFri Oct 20 2000 - 11:31:13 PDT
 Re: [SI-LIST] : Differential TDR probesThu Oct 19 2000 - 15:38:44 PDT
 Re: [SI-LIST] : EMI due to fans (fwd)Thu Oct 12 2000 - 13:46:49 PDT
John Howard
 Re: [SI-LIST] : EMI SimulatorTue Feb 20 2001 - 06:20:10 PST
 Re: [SI-LIST] : effective dielectric constant as bulk dielectric constant errorMon Oct 30 2000 - 01:00:04 PST
John Kennedy
 Re: [SI-LIST] : No buried/embedded capacitance?Mon Sep 25 2000 - 08:34:36 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 12:46:28 PDT
 [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 10:59:54 PDT
John Mackay
 RE: [SI-LIST] : Tr. linesWed Feb 07 2001 - 15:08:49 PST
John Phillips
 RE: [SI-LIST] : ferrite bead modelFri Oct 20 2000 - 04:50:43 PDT
JOHN SAWDY
 [SI-LIST] : Far end crosstalkWed Oct 11 2000 - 09:48:06 PDT
Johnny Pietraroia
 [SI-LIST] : AGP ModelThu Aug 24 2000 - 11:39:11 PDT
Jonathan Dowling
 Re: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 16:19:05 PST
Josip Popovic
 [SI-LIST] : PCI Driver Output ImpedanceWed Sep 06 2000 - 08:34:03 PDT
 Re: [SI-LIST] : Decoupling Capacitors and SSNMon Aug 28 2000 - 09:03:26 PDT
jrbarnes@lexmark.com
 [SI-LIST] : Behavior of Power and Ground Planes on Multilayer BoardsWed Feb 28 2001 - 07:59:47 PST
 Re: [SI-LIST] : via current carrying capacityThu Feb 01 2001 - 13:07:04 PST
 Re: [SI-LIST] : via current carrying capacityFri Jan 26 2001 - 09:57:55 PST
 Re: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 10:25:37 PST
 Re: [SI-LIST] : Resistive probe and twisted pair revisitedWed Jan 03 2001 - 05:53:11 PST
 Re: [SI-LIST] : 100Base-TX board SI issuesMon Nov 27 2000 - 06:44:51 PST
 Re: [SI-LIST] : Twisted Pair ImpedanceMon Nov 27 2000 - 06:07:18 PST
 Re: [SI-LIST] : Processor SupervisorsMon Nov 20 2000 - 08:55:05 PST
 Re: [SI-LIST] : Electromagnetic shieldingWed Nov 15 2000 - 11:44:58 PST
 RE: [SI-LIST] : Question Re: Wire Gauge and resistivityTue Nov 14 2000 - 06:35:47 PST
 Re: [SI-LIST] : Question Re: Wire Gauge and resistivityMon Nov 13 2000 - 15:09:36 PST
 Re: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 06:40:30 PST
 Re: [SI-LIST] : Inductor SelectionTue Nov 07 2000 - 12:20:03 PST
 Re: [SI-LIST] : Unit failing ESD testingFri Nov 03 2000 - 06:11:25 PST
 Re: [SI-LIST] : Equivalent Conductivity of Inner Copper layer in PCB?Tue Oct 31 2000 - 15:03:29 PST
 Re: [SI-LIST] : Current flow limit for wire bondingWed Oct 04 2000 - 12:11:51 PDT
JTrammel
 RE: [SI-LIST] : Split ground on top of PCBFri Jan 19 2001 - 06:38:10 PST
Juergen Hannappel
 Re: [SI-LIST] : Timing on a large boardFri Oct 06 2000 - 10:32:15 PDT
 [SI-LIST] : Timing on a large boardFri Oct 06 2000 - 09:24:02 PDT
Jun Fan
 RE: [SI-LIST] : deCoupling caps and there placementTue Nov 14 2000 - 09:33:10 PST
K.Orthner
 Re: [SI-LIST] : Differential End TerminationSun Feb 25 2001 - 17:10:05 PST
 Re: [SI-LIST] : x8 and /8Thu Feb 15 2001 - 17:46:37 PST
 [SI-LIST] : PECL Clocks.Thu Feb 15 2001 - 17:25:12 PST
 [SI-LIST] : Trace impedance with 3 planes.Mon Jan 29 2001 - 00:17:52 PST
Kai Keskinen
 RE: [SI-LIST] : Reference MaterialMon Feb 26 2001 - 05:22:04 PST
 RE: [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION?Thu Feb 22 2001 - 05:01:58 PST
 RE: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 11:12:38 PST
 RE: [SI-LIST] : request info eye patternsMon Dec 11 2000 - 06:21:39 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 05:05:46 PST
 RE: [SI-LIST] : Impact of halogen-free boardsMon Nov 27 2000 - 09:35:35 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesMon Nov 27 2000 - 06:11:21 PST
 [SI-LIST] : Accuracy of HSPICE W-element transmission linesThu Nov 23 2000 - 10:19:12 PST
 RE: [SI-LIST] : Ethernet analyzerThu Oct 05 2000 - 15:25:38 PDT
 RE: [SI-LIST] : HSPICE models for Gigabit Ethernet transceiverFri Sep 01 2000 - 06:28:23 PDT
 RE: [SI-LIST] : HSPICE models for Gigabit Ethernet transceiverWed Aug 30 2000 - 05:22:08 PDT
Kai Siang
 [SI-LIST] : Connection of different groundTue Feb 20 2001 - 08:46:19 PST
Keith Felton
 RE: [SI-LIST] : RE: Spectraquest Vs. XTK/XNS Vs. ICXFri Nov 10 2000 - 13:08:49 PST
Ken Cantrell
 RE: [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION?Thu Feb 22 2001 - 08:28:01 PST
 RE: [SI-LIST] : UltraCADs ESR Calculator *UPGRADED*Fri Dec 29 2000 - 14:31:55 PST
 RE: [SI-LIST] : which book is better?Thu Dec 28 2000 - 08:30:18 PST
 RE: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 13:05:42 PST
 RE: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 12:09:07 PST
 RE: [SI-LIST] : What first-routing/plane splitting?Wed Dec 20 2000 - 07:34:26 PST
 RE: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 15:55:03 PST
 RE: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 12:59:46 PST
 RE: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 13:01:38 PST
 RE: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 09:07:51 PST
 RE: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 19:49:59 PST
 RE: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 15:28:11 PST
 RE: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 08:40:11 PST
 RE: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 08:34:17 PST
 RE: [SI-LIST] : layer stackupMon Dec 11 2000 - 08:01:52 PST
 RE: [SI-LIST] : Capacitor dielectric typeTue Dec 05 2000 - 12:09:04 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 15:18:19 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 08:15:10 PST
 RE: [SI-LIST] : Capacitor dielectric typeFri Nov 17 2000 - 13:19:44 PST
 RE: [SI-LIST] : Electromagnetic shieldingThu Nov 16 2000 - 15:05:49 PST
 RE: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 14:35:02 PST
 RE: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 14:57:54 PST
 RE: [SI-LIST] : Matched Length TracesFri Nov 10 2000 - 14:23:20 PST
 RE: [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSThu Nov 09 2000 - 17:52:38 PST
 RE: [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSThu Nov 09 2000 - 13:14:00 PST
 RE: [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSThu Nov 09 2000 - 13:05:21 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 09:09:46 PST
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSThu Nov 09 2000 - 09:07:20 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 08:18:39 PST
 RE: [SI-LIST] : Unit failing ESD testingFri Nov 03 2000 - 09:54:07 PST
 RE: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceWed Nov 01 2000 - 08:57:57 PST
 RE: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceTue Oct 31 2000 - 13:37:50 PST
 RE: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceTue Oct 31 2000 - 08:18:06 PST
 RE: [SI-LIST] : VIA Coupling CalculationsMon Oct 30 2000 - 12:36:07 PST
 RE: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 10:48:49 PDT
 RE: [SI-LIST] : EMI due to fans (fwd)Thu Oct 12 2000 - 08:57:59 PDT
 RE: [SI-LIST] : SCALE factor in HSPICE simulationsThu Oct 12 2000 - 08:32:00 PDT
 RE: [SI-LIST] : Timing on a large boardFri Oct 06 2000 - 10:03:43 PDT
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSThu Oct 05 2000 - 12:29:18 PDT
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Oct 03 2000 - 10:58:04 PDT
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Oct 03 2000 - 10:19:12 PDT
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Oct 03 2000 - 09:19:56 PDT
 RE: [SI-LIST] : inductorFri Sep 29 2000 - 09:00:11 PDT
 RE: [SI-LIST] : inductorThu Sep 28 2000 - 10:27:24 PDT
 RE: [SI-LIST] : inductorThu Sep 28 2000 - 09:00:23 PDT
 RE: [SI-LIST] : Opportunities at Dell - looking for inputWed Sep 27 2000 - 09:00:45 PDT
Ken Church
 Re: [SI-LIST] : HSTL terminationThu Oct 26 2000 - 14:25:28 PDT
 [SI-LIST] : HSTL terminationThu Oct 26 2000 - 10:18:38 PDT
Ken Egan
 [SI-LIST] : 133 SDRAM guidelinesWed Oct 04 2000 - 14:30:58 PDT
 RE: [SI-LIST] : simple ?? newbie issueMon Aug 28 2000 - 08:44:23 PDT
 [SI-LIST] : simple ?? newbie issueSat Aug 26 2000 - 12:31:38 PDT
Ken Taylor
 [SI-LIST] : Re: si-list-digest V1 #376Wed Jan 03 2001 - 14:09:56 PST
 [SI-LIST] : RESI-LIST differential impedance calculations Eric BogatinFri Nov 03 2000 - 08:18:50 PST
 [SI-LIST] : Re: Diff probes for tdr.Thu Oct 19 2000 - 18:30:34 PDT
Ken Willis
 [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSThu Nov 09 2000 - 15:39:54 PST
 RE: [SI-LIST] : Board Data NeededThu Aug 24 2000 - 10:24:29 PDT
 RE: [SI-LIST] : simulating differential pairs in SpecctraquestThu Aug 24 2000 - 10:22:56 PDT
 RE: [SI-LIST] : Board Data NeededThu Aug 24 2000 - 06:06:25 PDT
Ken Wu
 RE: [SI-LIST] : IBIS vs HSpiceFri Jan 19 2001 - 13:36:13 PST
 [SI-LIST] : IBIS vs HSpiceFri Jan 19 2001 - 10:59:46 PST
 [SI-LIST] : DDR SDRAM DQS vs DQWed Sep 06 2000 - 17:59:25 PDT
Kentaylorus@aol.com
 [SI-LIST] : Re: Field Solvers - notes from Jan Vercammen, Doug McKean, othersThu Aug 31 2000 - 23:12:39 PDT
Khanh Le
 [SI-LIST] : matched delayMon Nov 20 2000 - 04:54:40 PST
KHOO,KENG-KOK (HP-Singapore,ex4)
 RE: [SI-LIST] : Cavity Resonant frequecy and radiated EMIMon Sep 25 2000 - 03:15:43 PDT
 RE: [SI-LIST] : Cavity Resonant frequecy and radiated EMIMon Sep 25 2000 - 00:21:07 PDT
 [SI-LIST] : Cavity Resonant frequecy and radiated EMISun Sep 24 2000 - 19:12:06 PDT
Kim Flint
 Re: [SI-LIST] : tool compatibilities?Fri Nov 24 2000 - 23:57:15 PST
 [SI-LIST] : tool compatibilities?Wed Nov 22 2000 - 00:57:02 PST
 RE: [SI-LIST] : OT Levity: SI-Career Opportunity-Santa Clara, CA .;Mon Aug 21 2000 - 20:23:51 PDT
Kim Helliwell
 Re: [SI-LIST] : SI position available?Thu Feb 15 2001 - 16:05:39 PST
 Re: [SI-LIST] : IBIS model (Package parasitics)Fri Dec 15 2000 - 16:03:55 PST
 [SI-LIST] : C_Comp: how to measure (or simulate) it.Thu Dec 14 2000 - 13:22:37 PST
 Re: [SI-LIST] : Magnetic field of a solenoidFri Dec 08 2000 - 08:36:36 PST
 [SI-LIST] : How are Switch Groups and Series Switch models used?Mon Nov 13 2000 - 16:36:26 PST
 [SI-LIST] : Intel's Pentium III IBIS models for the PGA370 socketTue Oct 31 2000 - 16:15:13 PST
 [SI-LIST] : Re: [SI-LIST] The correct way to short tow nodes in SPICE is?Fri Oct 20 2000 - 09:49:13 PDT
 [Fwd: Re: [SI-LIST] : The correct way to short tow nodes in SPICE is?]Fri Oct 20 2000 - 08:39:10 PDT
 Re: [SI-LIST] : Re: Skin effect (Was: Nil)Tue Sep 19 2000 - 10:35:28 PDT
 [SI-LIST] : Re: Skin effect (Was: Nil)Tue Sep 19 2000 - 09:52:04 PDT
Knighten, Jim L
 RE: [SI-LIST] : Feedback needed in TDR measurementsWed Feb 14 2001 - 12:33:16 PST
 RE: [SI-LIST] : Feedback needed in TDR measurementsWed Feb 14 2001 - 09:52:49 PST
 RE: [SI-LIST] : multiwire experience?Mon Jan 15 2001 - 16:10:19 PST
 RE: [SI-LIST] : s parameters to rlgc matrixThu Dec 14 2000 - 14:01:09 PST
 RE: [SI-LIST] : 2.5 Gbps across a backplaneMon Oct 16 2000 - 13:11:09 PDT
KOK TONG THAM
 Re: [SI-LIST] : EMI SimulatorFri Feb 23 2001 - 04:31:30 PST
 [SI-LIST] : EMI SimulatorTue Feb 20 2001 - 06:14:10 PST
KokTongTHAM
 [SI-LIST] : FPGA IBIS modelWed Nov 22 2000 - 14:02:33 PST
 [SI-LIST] : LVDS Zdiff equationSun Oct 15 2000 - 19:19:14 PDT
 RE: [SI-LIST] : inductorTue Oct 03 2000 - 01:07:35 PDT
 RE: [SI-LIST] : inductorThu Sep 28 2000 - 23:48:50 PDT
 [SI-LIST] : inductorThu Sep 28 2000 - 03:07:16 PDT
Kon, Hon Lee
 RE: [SI-LIST] : Decoupling capacitors (again!)Wed Aug 23 2000 - 17:51:37 PDT
Kowal, Keith
 [SI-LIST] : Simple question about propagation speed vs. dielectricThu Feb 15 2001 - 12:18:59 PST
 [SI-LIST] : deCoupling caps and there placementFri Nov 10 2000 - 15:10:54 PST
Kristen Sandfort
 [SI-LIST] : Need experience SI EngineersWed Sep 13 2000 - 16:54:32 PDT
ksrasmussen
 [SI-LIST] : Tektronix Word Recognizer P6408Thu Sep 14 2000 - 12:11:25 PDT
kuriakose anand
 [SI-LIST] : QueryFri Feb 23 2001 - 02:08:16 PST
Lai, Ricky (Eng Hou)
 RE: [SI-LIST] : Broadside v edge coupled striplinesSat Jan 20 2001 - 06:48:55 PST
 RE: [SI-LIST] : simple ?? newbie issueMon Aug 28 2000 - 07:27:57 PDT
Lalit Shinde
 Re: [SI-LIST] : length constraints in SpecctraquestTue Sep 05 2000 - 09:28:37 PDT
 Re: [SI-LIST] : length constraints in SpecctraquestTue Sep 05 2000 - 08:01:57 PDT
 Re: [SI-LIST] : A few questions about specctraquestSat Aug 19 2000 - 16:31:21 PDT
Larry Miller
 [SI-LIST] : APC-7 adaptersWed Feb 28 2001 - 19:14:00 PST
 RE: [SI-LIST] : Combined single-ended/differential termination pa ckage?Wed Feb 28 2001 - 11:48:14 PST
 RE: [SI-LIST] : Combined single-ended/differential termination package?Tue Feb 27 2001 - 11:52:11 PST
 RE: [SI-LIST] : Combined single-ended/differential termination package?Mon Feb 26 2001 - 20:10:31 PST
 RE: [SI-LIST] : Differential ImpedanceMon Feb 26 2001 - 16:15:25 PST
 RE: [SI-LIST] : Combined single-ended/differential termination package?Mon Feb 26 2001 - 16:12:12 PST
 RE: [SI-LIST] : Bypass Cap via placement considered. Negative L's?Mon Feb 26 2001 - 14:29:54 PST
 RE: [SI-LIST] : Differential End TerminationMon Feb 26 2001 - 13:56:46 PST
 RE: [SI-LIST] : Reference MaterialFri Feb 23 2001 - 13:03:30 PST
 RE: [SI-LIST] : QueryFri Feb 23 2001 - 05:06:26 PST
 RE: [SI-LIST] : via current carrying capacityThu Jan 25 2001 - 11:01:37 PST
 RE: [SI-LIST] : via current carrying capacityThu Jan 25 2001 - 08:20:14 PST
 RE: [SI-LIST] : via current carrying capacityThu Jan 25 2001 - 07:36:33 PST
 RE: [SI-LIST] : Flaming storyWed Jan 24 2001 - 19:20:57 PST
 [SI-LIST] : RE: Flaming storyWed Jan 24 2001 - 17:55:44 PST
 RE: [SI-LIST] : Simple load questionWed Jan 24 2001 - 15:20:48 PST
 RE: [SI-LIST] : Skin EffectWed Jan 24 2001 - 12:09:35 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 16:07:56 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 14:02:00 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 12:50:28 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesFri Jan 19 2001 - 08:52:50 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesThu Jan 18 2001 - 07:40:53 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesThu Jan 18 2001 - 06:01:54 PST
 RE: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 11:33:41 PST
 RE: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 10:03:06 PST
 RE: AW: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 09:22:05 PST
 RE: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 07:19:04 PST
 RE: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 06:44:15 PST
 [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 05:38:32 PST
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Fri Dec 01 2000 - 07:39:32 PST
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 12:03:57 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 12:09:25 PST
 RE: [SI-LIST] : Return planes for Gigabit differential signalsThu Nov 30 2000 - 07:53:17 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 07:54:18 PST
 RE: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 07:24:12 PST
 RE: [SI-LIST] : RE: Crosstalk Bus spacingWed Nov 29 2000 - 18:59:27 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesMon Nov 27 2000 - 10:53:09 PST
 RE: [SI-LIST] : Routing Differential Pairs as 100 differentially Vs individually 50 ohm linesMon Nov 27 2000 - 07:09:44 PST
 RE: [SI-LIST] : Twisted Pair ImpedanceTue Nov 21 2000 - 16:11:44 PST
 RE: [SI-LIST] : Capacitor dielectric typeMon Nov 20 2000 - 08:56:57 PST
 RE: [SI-LIST] : matched delayMon Nov 20 2000 - 10:13:33 PST
 RE: [SI-LIST] : matched delayMon Nov 20 2000 - 07:42:58 PST
 RE: [SI-LIST] : Capacitor dielectric typeFri Nov 17 2000 - 08:11:19 PST
 RE: [SI-LIST] : Connector pin pwr/gnd ratioTue Nov 14 2000 - 07:33:44 PST
 RE: [SI-LIST] : deCoupling caps and there placementTue Nov 14 2000 - 07:20:49 PST
 RE: [SI-LIST] : Regarding plane splitsTue Nov 14 2000 - 06:36:28 PST
 RE: [SI-LIST] : speaking of motorsTue Nov 14 2000 - 06:34:34 PST
 RE: [SI-LIST] : differential impedance calculationsThu Nov 02 2000 - 07:42:06 PST
 RE: [SI-LIST] : differential impedance calculationsWed Nov 01 2000 - 14:04:55 PST
 RE: [SI-LIST] : Re: Diff probes for tdr.Tue Oct 24 2000 - 13:21:31 PDT
 RE: [SI-LIST] : 2.5 Gbps across a backplaneTue Oct 17 2000 - 06:43:42 PDT
 RE: [SI-LIST] : 2.5 Gbps across a backplaneMon Oct 16 2000 - 13:36:22 PDT
 RE: [SI-LIST] : Far end crosstalkFri Oct 13 2000 - 13:58:57 PDT
 RE: [SI-LIST] : Far end crosstalkFri Oct 13 2000 - 13:44:56 PDT
 RE: [SI-LIST] : trace to trace couplingFri Sep 15 2000 - 13:44:00 PDT
Larry Smith
 Re: [SI-LIST] : Power/ground bounce on-chipFri Jan 26 2001 - 09:32:47 PST
 Re: [SI-LIST] : Capacitor dielectric typeFri Nov 17 2000 - 07:15:45 PST
 RE: [SI-LIST] : deCoupling caps and there placementTue Nov 14 2000 - 11:16:21 PST
 RE: [SI-LIST] : deCoupling caps and there placementTue Nov 14 2000 - 11:03:18 PST
 Re: [SI-LIST] : Book AnnouncementThu Oct 12 2000 - 15:13:48 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 12:52:26 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 14:19:17 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 12:18:08 PDT
 RE: [SI-LIST] : ESR and Q factorFri Sep 22 2000 - 09:33:37 PDT
 Re: [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 16:17:10 PDT
 Re: [SI-LIST] : trace to trace couplingFri Sep 15 2000 - 16:12:56 PDT
Laurence Michaels
 [SI-LIST] : [OT?] Anyone using Viewlogic Viewdraw and Veribest Expedition PCB?Tue Sep 12 2000 - 11:42:03 PDT
Lawrence Butcher
 [SI-LIST] : Bypass Cap via placement considered. Negative L's?Mon Feb 26 2001 - 23:28:41 PST
 [SI-LIST] : Bypass Cap via placement considered. Negative L's?Sat Feb 24 2001 - 17:59:01 PST
LEE,HENG-KAH (A-Singapore,ex2)
 [SI-LIST] : AC analysis for OTATue Oct 17 2000 - 03:35:59 PDT
LEE,HENRY (A-SanJose,ex1)
 RE: [SI-LIST] : IBIS model (Package parasitics)Tue Dec 19 2000 - 09:11:20 PST
Leo Yuan
 Re: FWD: RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 16:10:12 PST
Liang, Hongbo
 [SI-LIST] : Microphonics problem.Mon Feb 05 2001 - 13:42:17 PST
Lionel COURAU
 [SI-LIST] : Power/ground bounce on-chipFri Jan 26 2001 - 00:45:35 PST
liquadri@aethra.it
 [SI-LIST] : in-circuit test padsTue Feb 27 2001 - 08:55:23 PST
 [SI-LIST] : PCI speedwayWed Sep 27 2000 - 02:36:50 PDT
Loop, Becky
 [SI-LIST] : Via and uVia in Pad TechnologyWed Sep 13 2000 - 16:44:57 PDT
 [SI-LIST] : Laminant TechnologiesWed Sep 13 2000 - 10:32:45 PDT
Loyer, Jeff W
 FW: [SI-LIST] : 50 or 60 ohm impedanceWed Dec 13 2000 - 14:26:19 PST
 RE: [SI-LIST] : Post layout simulations: "To do or not do them a nd when to do them..."Thu Dec 07 2000 - 09:51:15 PST
 [SI-LIST] : D/W vs. S/HWed Nov 29 2000 - 12:54:52 PST
 RE: [SI-LIST] : RF Via Advice?Mon Nov 27 2000 - 10:01:32 PST
 RE: [SI-LIST] : Critical Parameter: rise-time or slew-rate?Tue Nov 14 2000 - 13:08:51 PST
 [SI-LIST] : Critical Parameter: rise-time or slew-rate?Tue Nov 14 2000 - 10:28:57 PST
 [SI-LIST] : Critical Parameter: rise-time or slew-rate?Tue Nov 14 2000 - 09:29:33 PST
 RE: [SI-LIST] : Matched Length TracesFri Nov 10 2000 - 08:07:04 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 07:43:36 PST
 RE: [SI-LIST] : Re: Diff probes for tdr.Mon Oct 23 2000 - 08:26:46 PDT
luca.giacotto@transport.alstom.com
 [SI-LIST] : Réf. : [SI-LIST] : QueryFri Feb 23 2001 - 04:21:54 PST
 [SI-LIST] : Réf. : [SI-LIST] : Reference planWed Feb 07 2001 - 01:22:39 PST
 [SI-LIST] : Réf. : Re: [SI-LIST] : Availability of any ON-Line Electrical Engineering Glossary/Dictionary Reference ResourcesTue Jan 30 2001 - 05:08:31 PST
 [SI-LIST] : Réf. : RE: [SI-LIST] : inductorFri Sep 29 2000 - 02:55:28 PDT
Lum Wee Mei
 Re: [SI-LIST] : Possible TDR microstrip measurement error?Fri Oct 27 2000 - 00:15:52 PDT
 Re: [SI-LIST] : Possible TDR microstrip measurement error?Fri Oct 27 2000 - 00:13:16 PDT
 [SI-LIST] : Looking for Keith ArmstrongThu Aug 31 2000 - 01:25:17 PDT
Lusk, John B
 RE: [SI-LIST] : Possible TDR microstrip measurement error?Fri Oct 27 2000 - 15:04:28 PDT
Lyke James Civ AFRL/VSSE
 [SI-LIST] : Grounding strategies for instrumentationFri Nov 10 2000 - 05:13:37 PST
Lynne Green
 RE: [SI-LIST] : Looking for some IBIS modelsMon Nov 27 2000 - 10:36:58 PST
 RE: [SI-LIST] : RE: PCI routing rulesThu Oct 12 2000 - 18:38:33 PDT
 RE: [SI-LIST] : QuestionThu Oct 12 2000 - 13:49:47 PDT
 RE: [SI-LIST] : Variability of Supply voltagesThu Oct 12 2000 - 11:42:02 PDT
 [SI-LIST] : Seminar on ThursdayFri Sep 29 2000 - 14:46:19 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 11:08:45 PDT
 RE: [SI-LIST] : Schematic tools for generating HSPICE fileTue Aug 29 2000 - 09:35:12 PDT
 RE: [SI-LIST] : Board Data NeededThu Aug 24 2000 - 10:53:38 PDT
Madhavan Swaminathan
 Re: [SI-LIST] : Technical Committee on Signal Integrity and Microelectronic Technology within the IEEE EMC Society - Call for VolunteersThu Oct 26 2000 - 10:08:36 PDT
manjusha.dawande@delphiauto.com
 [SI-LIST] : Accurate length of wire between two microstripsFri Dec 15 2000 - 08:05:38 PST
Manoj F. Nachnani
 [Fwd: [SI-LIST] : effect of trace width on the performance]Wed Nov 01 2000 - 06:38:02 PST
manoj-kumar.sharma@st.com
 Re: [SI-LIST] : HSTL standardWed Feb 07 2001 - 20:31:48 PST
 [SI-LIST] : HSTL standardWed Feb 07 2001 - 19:53:37 PST
Marc Talampas 1996-15818
 [SI-LIST] : AD9774Sun Nov 19 2000 - 14:48:59 PST
marcgodbout@lancast.com
 RE: [SI-LIST] : Ethernet analyzerThu Oct 05 2000 - 12:04:15 PDT
Mark Apton
 [SI-LIST] : S. I. Position @ nVidia, location Santa Clara, CA.;Thu Oct 26 2000 - 13:31:45 PDT
 [SI-LIST] : SI-Career Opportunity-Santa Clara, CA.;Sun Aug 20 2000 - 20:24:16 PDT
Mark Geddes
 RE: [SI-LIST] : Fuses for telecom applicationsMon Nov 27 2000 - 15:14:08 PST
Mark Gill
 RE: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 11:10:18 PST
 RE: [SI-LIST] : Re: Backplane Board insertion problemWed Dec 06 2000 - 09:33:42 PST
 RE: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 06:22:01 PST
 RE: [SI-LIST] : deCoupling caps and there placementTue Nov 14 2000 - 07:27:20 PST
 RE: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 10:15:39 PST
 RE: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 10:10:53 PST
 RE: [SI-LIST] : Bead-choking the power supply--everywhere!Thu Sep 14 2000 - 04:04:16 PDT
Mark Kanda
 [SI-LIST] : Multi-Threaded HSpiceWed Oct 04 2000 - 06:00:36 PDT
mark_chang@agilent.com
 [SI-LIST] : IBIS model for Maxim 3269Thu Oct 26 2000 - 07:55:49 PDT
markku.rouvala@nokia.com
 [SI-LIST] : Career Opportunity in FinlandWed Aug 23 2000 - 05:28:26 PDT
marko.pulli@nokia.com
 RE: [SI-LIST] : damping resistors ??Mon Feb 19 2001 - 21:36:01 PST
 RE: [SI-LIST] : PCI Bus propagation delay measurementFri Nov 03 2000 - 02:24:59 PST
 [SI-LIST] : PCI Bus propagation delay measurementThu Nov 02 2000 - 08:43:53 PST
Marowsky, Rich
 [SI-LIST] : Web Resource for Material PropertiesMon Jan 08 2001 - 07:18:33 PST
 [SI-LIST] : PC Board Terms and DefinitionsThu Dec 07 2000 - 16:29:57 PST
 [SI-LIST] : 3D Simulation SoftwareMon Oct 23 2000 - 10:08:04 PDT
 [SI-LIST] : Electrical Connector Modeling ResourceWed Oct 04 2000 - 05:14:32 PDT
Martin J Thompson
 [SI-LIST] : IBIS accuracy Texas Instrument C6211Wed Aug 30 2000 - 06:40:34 PDT
Martyn Gaudion
 Re: [SI-LIST] : Differential Impedance Effects on Diff. Return CurrentWed Jan 03 2001 - 15:03:28 PST
Mary
 RE: [SI-LIST] : decoupling caps and their placementMon Nov 13 2000 - 09:46:53 PST
Matt Campanella
 [SI-LIST] : NPSS - Workshop 2000 & Vendors' NightMon Oct 09 2000 - 02:43:39 PDT
Matt Kaufmann
 [SI-LIST] : SI position at BroadcomTue Jan 16 2001 - 12:40:08 PST
Matthew Humphreys
 RE: [SI-LIST] : Clock routing width/impedanceWed Feb 28 2001 - 10:05:41 PST
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricThu Feb 15 2001 - 13:01:48 PST
May, John
 RE: [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSThu Nov 09 2000 - 13:53:01 PST
 RE: [SI-LIST] : EMI due to fans (fwd)Fri Oct 13 2000 - 09:35:03 PDT
 [SI-LIST] : FW: Spectraquest Vs. XTK/XNSMon Sep 25 2000 - 10:48:19 PDT
Mayer, Mike
 RE: [SI-LIST] : A interesting questionMon Sep 18 2000 - 06:49:44 PDT
 RE: [SI-LIST] : A interesting questionMon Sep 18 2000 - 06:06:45 PDT
 RE: [SI-LIST] : Bead-choking the power supply--everywhere!Wed Sep 13 2000 - 12:40:03 PDT
mcrozman
 RE: [SI-LIST] : Bead-choking the power supply--everywhere!Sun Sep 17 2000 - 10:02:16 PDT
Meikle, Colin
 RE: [SI-LIST] : IBIS data of 815e chipsetWed Dec 13 2000 - 07:38:02 PST
Mellitz, Richard
 [SI-LIST] : CAF and Thin PWB reliabilityThu Dec 14 2000 - 06:45:52 PST
 RE: [SI-LIST] : Macromodel CreationMon Sep 18 2000 - 13:50:08 PDT
Mendelsohn, Joseph P (Joseph)
 RE: [SI-LIST] : RE: Flaming storyThu Jan 25 2001 - 05:26:37 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesThu Jan 18 2001 - 06:57:43 PST
 RE: [SI-LIST] : Backplane hot-insert rings like a bell.Wed Dec 06 2000 - 15:11:12 PST
 RE: [SI-LIST] : Backplane hot-insert rings like a bell.Wed Dec 06 2000 - 14:52:49 PST
 [SI-LIST] : Backplane Board insertion problemWed Dec 06 2000 - 08:14:32 PST
 RE: [SI-LIST] : Ferrite BeadsFri Nov 17 2000 - 06:30:00 PST
 RE: [SI-LIST] : Equivalent Conductivity of Inner Copper layer in PCB?Thu Nov 09 2000 - 10:12:25 PST
Michael Brenneman
 Re: [SI-LIST] : 3D Simulation Software -- Ansoft HFSS vs. CST's Microwave StudioThu Nov 16 2000 - 15:53:33 PST
Michael E. Vrbanac
 Re: [SI-LIST] : Opportunities at Dell - looking for inputWed Sep 27 2000 - 22:25:25 PDT
Michael Khusid
 RE: [SI-LIST] : Z Odd-mode, edge-coupled, 50ohms?Wed Jan 17 2001 - 11:45:12 PST
 RE: [SI-LIST] : TDR Risetime (Was: Plane Splits Inspection)Fri Nov 10 2000 - 08:52:53 PST
 [SI-LIST] : RE: [SI-LIST] The correct way to short tow nodes in SPICE is?Fri Oct 20 2000 - 09:24:24 PDT
 RE: [SI-LIST] : PCB modelWed Oct 11 2000 - 08:49:12 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 12:02:51 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 11:50:55 PDT
Michael Lamson
 [SI-LIST] : Modeling Tool Survey Info. NeededWed Nov 22 2000 - 14:42:34 PST
 [SI-LIST] : More HelpWed Sep 06 2000 - 07:47:16 PDT
 [SI-LIST] : Board Data NeededThu Aug 24 2000 - 07:43:16 PDT
Michael Nudelman
 RE: [SI-LIST] : PCI length calculationsWed Feb 21 2001 - 05:25:33 PST
 RE: [SI-LIST] : PECL Clocks.Thu Feb 15 2001 - 17:41:24 PST
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricThu Feb 15 2001 - 13:14:18 PST
 RE: [SI-LIST] : Multi-drop backplane trace, with Z0=50 ohms - but my TDR says 40 ohms (fwd)Tue Feb 13 2001 - 11:48:29 PST
 RE: [SI-LIST] : Copper balanceMon Feb 12 2001 - 06:16:23 PST
 RE: [SI-LIST] : Differential pair - How to compensate for differe nt length?Mon Jan 29 2001 - 06:42:48 PST
 RE: [SI-LIST] : Flaming storyThu Jan 25 2001 - 13:54:22 PST
 RE: [SI-LIST] : Flaming storyWed Jan 24 2001 - 16:59:08 PST
 [SI-LIST] : Flaming storyWed Jan 24 2001 - 16:25:51 PST
 RE: [SI-LIST] : Simple load questionWed Jan 24 2001 - 15:47:42 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 14:16:45 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 13:32:30 PST
 Re: [SI-LIST] : Z Odd-mode, edge-coupled, 50ohms?Wed Jan 17 2001 - 11:21:56 PST
 Re: [SI-LIST] : Copper balanceWed Jan 10 2001 - 14:28:14 PST
 Re: [SI-LIST] : End TerminationMon Jan 08 2001 - 07:02:58 PST
 Re: [SI-LIST] : Differential Impedance Effects on Diff. Return CurrentWed Jan 03 2001 - 16:18:08 PST
 Re: [SI-LIST] : eye diagram in HSpiceFri Dec 22 2000 - 13:16:30 PST
 Re: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 12:41:05 PST
 [SI-LIST] : ESD SmocksWed Dec 20 2000 - 06:59:02 PST
 Re: [SI-LIST] : What first-routing/plane splitting?Tue Dec 19 2000 - 07:10:21 PST
 Re: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 11:50:43 PST
 Re: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 06:05:45 PST
 Re: [SI-LIST] : 50 or 60 ohm impedanceTue Dec 12 2000 - 09:01:54 PST
 Re: [SI-LIST] : AC Impedence / Buried Cap QuestionThu Dec 07 2000 - 06:04:01 PST
 Re: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 09:52:13 PST
 Re: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 09:53:52 PST
 Re: [SI-LIST] : Reference for decision of characteristic impedanceMon Dec 04 2000 - 10:09:21 PST
 Re: [SI-LIST] : Why can a resistor can reduce noise in output bufferFri Dec 01 2000 - 12:45:55 PST
 Re: [SI-LIST] : Return planes for Gigabit differential signalsTue Nov 28 2000 - 07:41:39 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Tue Nov 21 2000 - 08:22:18 PST
 Re: [SI-LIST] : matched delayTue Nov 21 2000 - 06:08:53 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 15:18:34 PST
 Re: [SI-LIST] : Ferrite BeadsMon Nov 20 2000 - 14:25:29 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 12:50:33 PST
 Re: [SI-LIST] : matched delayMon Nov 20 2000 - 06:34:59 PST
 Re: [SI-LIST] : Ferrite BeadsMon Nov 20 2000 - 06:26:59 PST
 Re: [SI-LIST] : Flip flop setup and hold time and sensing circuitFri Nov 17 2000 - 19:57:55 PST
 Re: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 17:44:45 PST
 Re: [SI-LIST] : Ferrite BeadsThu Nov 16 2000 - 12:49:49 PST
 Re: [SI-LIST] : Ferrite BeadsWed Nov 15 2000 - 14:27:24 PST
 Re: [SI-LIST] : Grounding strategies for instrumentationMon Nov 13 2000 - 14:27:20 PST
 Re: [SI-LIST] : Connector pin pwr/gnd ratioMon Nov 13 2000 - 14:39:55 PST
 Re: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 07:50:42 PST
 Re: [SI-LIST] : Question about Thin Flexible Coaxial cableFri Nov 10 2000 - 17:11:05 PST
 Re: [SI-LIST] : One Differential To AnotherFri Nov 10 2000 - 17:04:51 PST
 Re: [SI-LIST] : deCoupling caps and there placementFri Nov 10 2000 - 17:01:30 PST
 Re: [SI-LIST] : Matched Length TracesFri Nov 10 2000 - 15:28:14 PST
 Re: [SI-LIST] : Plane Splits InspectionFri Nov 10 2000 - 06:38:32 PST
 Re: [SI-LIST] : PECL oscillator terminationThu Nov 09 2000 - 19:27:48 PST
 Re: [SI-LIST] : PECL oscillator terminationThu Nov 09 2000 - 12:50:00 PST
 Re: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 11:22:29 PST
 Re: [SI-LIST] : SpecctraQuest Vs. XTK/XNSThu Nov 09 2000 - 06:48:39 PST
 [SI-LIST] : SpecctraQuest Vs. XTK/XNSWed Nov 08 2000 - 10:41:00 PST
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSWed Nov 08 2000 - 07:30:12 PST
 Re: [SI-LIST] : Connecting board grounds to chassisTue Nov 07 2000 - 06:29:02 PST
 Re: [SI-LIST] : implimentation of ground gridMon Nov 06 2000 - 12:33:13 PST
 Re: [SI-LIST] : PCI Bus propagation delay measurementMon Nov 06 2000 - 06:15:24 PST
 Re: [SI-LIST] : Noise on Ref Planes/DecouplingFri Nov 03 2000 - 06:09:14 PST
 Re: [SI-LIST] : Unit failing ESD testingThu Nov 02 2000 - 17:54:56 PST
 Re: [SI-LIST] : PCI Bus propagation delay measurementThu Nov 02 2000 - 09:27:57 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 12:18:48 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 12:09:34 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 06:13:25 PST
 Re: [SI-LIST] : High Speed AC CouplingTue Oct 31 2000 - 14:46:57 PST
 Re: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceTue Oct 31 2000 - 14:45:01 PST
 Re: [SI-LIST] : Decoupling caps selectionMon Oct 30 2000 - 12:28:43 PST
 Re: [SI-LIST] : Electrical Analysis to prove the soundness of a designFri Oct 27 2000 - 06:32:08 PDT
 Re: [SI-LIST] : Request for helpWed Oct 25 2000 - 15:04:21 PDT
 Re: [SI-LIST] : Dielectric MaterialsTue Oct 24 2000 - 18:47:30 PDT
 Re: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceFri Oct 27 2000 - 13:10:31 PDT
 Re: [SI-LIST] : coaxial buffer for a pattern generator?Tue Oct 17 2000 - 08:50:38 PDT
 Re: [SI-LIST] : 2.5 Gbps across a backplaneMon Oct 16 2000 - 13:12:58 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Mon Oct 16 2000 - 10:19:26 PDT
 Re: [SI-LIST] : Variability of Supply voltagesThu Oct 12 2000 - 13:15:20 PDT
 Re: [SI-LIST] : EMI due to fans (fwd)Thu Oct 12 2000 - 11:37:54 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Thu Oct 12 2000 - 09:56:02 PDT
 Re: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 10:01:13 PDT
 Re: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 09:49:15 PDT
 Re: [SI-LIST] : RE: FR408 vs. GETEKWed Oct 11 2000 - 16:33:11 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 16:31:26 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 11:20:41 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 10:57:15 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 10:23:34 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 08:12:25 PDT
 Re: [SI-LIST] : Variability of Supply voltagesTue Oct 10 2000 - 12:56:59 PDT
 Re: [SI-LIST] : Timing on a large boardFri Oct 06 2000 - 16:49:08 PDT
 Re: [SI-LIST] : Timing on a large boardFri Oct 06 2000 - 14:20:41 PDT
 Re: [SI-LIST] : Timing on a large boardFri Oct 06 2000 - 10:23:03 PDT
 Re: [SI-LIST] : Current flow limit for wire bondingWed Oct 04 2000 - 12:55:06 PDT
 Re: [SI-LIST] : PCI modelFri Sep 29 2000 - 11:42:09 PDT
 Re: [SI-LIST] : inductorThu Sep 28 2000 - 11:37:45 PDT
 Re: [SI-LIST] : inductorThu Sep 28 2000 - 08:24:48 PDT
 Re: [SI-LIST] : PCI speedwayWed Sep 27 2000 - 14:52:46 PDT
 Re: [SI-LIST] : PCI speedwayWed Sep 27 2000 - 13:29:53 PDT
 Re: [SI-LIST] : PCI speedwayWed Sep 27 2000 - 13:31:25 PDT
 Re: [SI-LIST] : Opportunities at Dell - looking for inputWed Sep 27 2000 - 13:12:05 PDT
 Re: [SI-LIST] : PCI speedwayWed Sep 27 2000 - 06:15:53 PDT
 Re: [SI-LIST] : ESR and Q factorFri Sep 22 2000 - 10:53:34 PDT
 Re: FW: [SI-LIST] : ESR and Q factorFri Sep 22 2000 - 10:44:43 PDT
 Re: [SI-LIST] : Question on propogation of high freq. signal in conductorsThu Sep 21 2000 - 06:47:05 PDT
 Re: [SI-LIST] : Measuring parasitic valuesWed Sep 20 2000 - 18:35:25 PDT
 Re: [SI-LIST] : Measuring parasitic valuesWed Sep 20 2000 - 10:07:35 PDT
 Re: [SI-LIST] : Electrical Properties of SolderWed Sep 20 2000 - 09:35:33 PDT
 Re: [SI-LIST] : Question on propogation of high freq. signal in conductorsTue Sep 19 2000 - 07:22:27 PDT
 [SI-LIST] : Split supply terminationMon Sep 18 2000 - 14:21:02 PDT
michael.g.mcdermott@delphiauto.com
 RE: [SI-LIST] : Decoupling caps selectionTue Oct 31 2000 - 03:22:36 PST
Mike Cardoso
 [SI-LIST] : DwellFri Oct 13 2000 - 08:28:50 PDT
Mike Fitts
 [SI-LIST] : Newly Scheduled Lee Ritchey High Speed Design SeminarMon Jan 15 2001 - 08:00:24 PST
Mike Hughes
 Re: [SI-LIST] : Connection of different groundTue Feb 20 2001 - 10:59:38 PST
 Re: [SI-LIST] : Decoupling between non-ground power rails, yesor no??Tue Jan 23 2001 - 05:46:30 PST
 Re: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 14:13:23 PST
 Re: [SI-LIST] : AD9774Mon Nov 20 2000 - 05:11:37 PST
 Re: [SI-LIST] : LICA capacitorsThu Nov 16 2000 - 12:30:40 PST
Mike Jenkins
 Re: [SI-LIST] : Broadside v edge coupled striplinesMon Jan 22 2001 - 10:57:57 PST
 [SI-LIST] : HSPICE W-elements from HyperlynxWed Jan 03 2001 - 17:31:39 PST
 Re: [SI-LIST] : Re: Diff probes for tdr.Fri Oct 20 2000 - 15:50:30 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Fri Oct 13 2000 - 19:30:09 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 13:27:09 PDT
 Re: [SI-LIST] : x-talk saturationMon Aug 21 2000 - 12:29:06 PDT
Mike LaBonte
 Re: [SI-LIST] : Question regarding Host Bus simulation simulationSat Feb 17 2001 - 09:06:46 PST
 Re: [SI-LIST] : Regarding plane splitsTue Jan 02 2001 - 05:36:58 PST
 Re: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 06:15:37 PST
 Re: [SI-LIST] : Problems converting ibis to signoise (specctraquest)Mon Aug 28 2000 - 11:55:08 PDT
Mike Li
 [SI-LIST] : Job openingWed Aug 30 2000 - 11:11:38 PDT
Mike Mayer
 Re: [SI-LIST] : Parallel Termination for a differential signalTue Feb 20 2001 - 11:16:57 PST
 Re: [SI-LIST] : IBIS vs HSpiceSat Jan 20 2001 - 06:40:46 PST
 Re: [SI-LIST] : What first-routing/plane splitting?Tue Dec 19 2000 - 05:34:54 PST
 Re: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 05:47:39 PST
 Re: [SI-LIST] : searching for Toshiba modelsSat Dec 16 2000 - 05:47:31 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 12:19:54 PST
 Re: [SI-LIST] : Book Announcement (Different book this time)Mon Oct 23 2000 - 11:19:00 PDT
Mike Saunders
 RE: [SI-LIST] : PCI CLK trace length limitWed Dec 13 2000 - 08:37:56 PST
 Re: [SI-LIST] : Crosstalk between signals running on different layersMon Oct 09 2000 - 06:58:39 PDT
Mike Ventham
 Re: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Oct 03 2000 - 10:32:44 PDT
 Re: [SI-LIST] : spice models ECLin PSFri Sep 29 2000 - 11:01:48 PDT
 Re: [SI-LIST] : Looking for Keith ArmstrongWed Sep 06 2000 - 01:57:25 PDT
Mikhail Matusov
 [SI-LIST] : PECL known problemMon Feb 26 2001 - 12:03:46 PST
MikonCons@aol.com
 Re: [SI-LIST] : Linpar 2-D field solver experiences?Tue Feb 27 2001 - 12:50:51 PST
 Re: [SI-LIST] : CAF and Thin PWB reliabilityFri Dec 15 2000 - 16:56:27 PST
 Re: [SI-LIST] : Linpar 2-D field solver experiences?Fri Dec 01 2000 - 08:36:14 PST
 Re: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 10:46:58 PST
 Re: [SI-LIST] : Decoupling caps selectionSat Oct 28 2000 - 14:06:57 PDT
 [SI-LIST] : Getting up to speedThu Sep 14 2000 - 08:47:44 PDT
 Re: [SI-LIST] : Schematic tools for generating HSPICE fileTue Aug 29 2000 - 13:19:30 PDT
Mirmak, Michael
 [SI-LIST] : DGELS error in HSPICEFri Oct 20 2000 - 10:41:30 PDT
Mitch Morey
 Re: [SI-LIST] : hi-speed bd materialsWed Aug 30 2000 - 18:48:48 PDT
Mix, Jason A
 [SI-LIST] : FW: New Interconnect design / Signal Integrity BookTue Sep 26 2000 - 13:09:31 PDT
Mohammad Ali
 [SI-LIST] : Positions Available at TellabsMon Jan 15 2001 - 11:09:10 PST
 [SI-LIST] : Positions at TellabsTue Nov 07 2000 - 04:50:38 PST
 [SI-LIST] : Positions available at TellabsThu Nov 02 2000 - 09:35:52 PST
Mohan Kumar
 Re: [SI-LIST] : The FFT analysis with AvanWavesSun Jan 07 2001 - 20:28:38 PST
Moran, Brian P
 RE: [SI-LIST] : 50 or 60 ohm impedanceWed Dec 13 2000 - 09:14:27 PST
 RE: [SI-LIST] : 50 or 60 ohm impedanceTue Dec 12 2000 - 10:02:55 PST
 [SI-LIST] : PC133 Clock QualityMon Nov 27 2000 - 09:02:29 PST
Moses CHAN
 [SI-LIST] : Electrical Properties of SolderWed Sep 20 2000 - 08:57:19 PDT
mr
 [SI-LIST] : speaking of motorsSat Nov 11 2000 - 09:54:01 PST
Muhammad S. Sagarwala
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 09:41:40 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 09:35:03 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 08:30:34 PST
 Re: [SI-LIST] : effect of trace width on the performanceWed Nov 01 2000 - 08:26:53 PST
 Re: [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 19:04:16 PST
 Re: [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 18:33:01 PST
 Re: [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 18:27:27 PST
 [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 17:34:16 PST
 Re: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceTue Oct 31 2000 - 12:38:46 PST
 Re: [SI-LIST] : Decoupling caps selectionFri Oct 27 2000 - 15:42:36 PDT
 Re: [SI-LIST] : inductorThu Sep 28 2000 - 11:10:10 PDT
 [SI-LIST] : s2ibis2 on pcFri Sep 22 2000 - 12:15:11 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 12:04:21 PDT
 Re: [SI-LIST] : trace to trace couplingSat Sep 16 2000 - 17:29:15 PDT
 Re: [SI-LIST] : trace to trace couplingFri Sep 15 2000 - 18:20:25 PDT
 Fw: [SI-LIST] : LVPECL Info SearchThu Sep 14 2000 - 15:58:35 PDT
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 10:42:09 PDT
 [SI-LIST] : skin effectThu Aug 31 2000 - 09:45:11 PDT
 [SI-LIST] : Problems converting ibis to signoise (specctraquest)Mon Aug 28 2000 - 08:59:17 PDT
 Re: [SI-LIST] : cable model for UDMA and USBFri Aug 25 2000 - 09:13:33 PDT
 [SI-LIST] : Make Ibis models for ECL devices...Thu Aug 24 2000 - 10:10:50 PDT
 Re: [SI-LIST] : Board Data NeededThu Aug 24 2000 - 09:40:28 PDT
Muhammad Sagarwala
 [SI-LIST] : current carrying capability of circuit board tracesThu Feb 15 2001 - 10:24:41 PST
Muranyi, Arpad
 RE: [SI-LIST] : ibis2spiceFri Dec 15 2000 - 13:44:37 PST
 RE: [SI-LIST] : Macromodel CreationMon Sep 18 2000 - 15:34:41 PDT
 RE: [SI-LIST] : Macromodel CreationMon Sep 18 2000 - 13:15:28 PDT
 RE: [SI-LIST] : Macromodel CreationMon Sep 18 2000 - 10:35:46 PDT
Neil Schlegel
 Re: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 13:57:47 PST
Neven Pischl
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Wed Nov 22 2000 - 14:21:07 PST
 [SI-LIST] : SCV EMC Society 11/14/200 Meeting: "Impulse Bandwidth Specifications of EMI Receivers"Thu Nov 09 2000 - 14:00:50 PST
Nianci Wang
 Re: [SI-LIST] : PECL Clocks.Fri Feb 16 2001 - 12:33:25 PST
Nitin Bhandari
 RE: [SI-LIST] : list etiquette requestTue Oct 24 2000 - 09:17:19 PDT
 RE: [SI-LIST] : Fwd: Probing power plane with analyser.Thu Sep 28 2000 - 10:12:22 PDT
Nozad Karim
 (no subject)Wed Nov 08 2000 - 10:00:49 PST
 [SI-LIST] : Signal Integrity Engineer Positions @ Amkor TechnologyTue Nov 07 2000 - 10:39:52 PST
Offer Kaye
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricSun Feb 18 2001 - 02:39:10 PST
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricSun Feb 18 2001 - 00:24:26 PST
 Re: [SI-LIST] : Feedback needed in TDR measurementsTue Feb 13 2001 - 23:15:18 PST
 Re: [SI-LIST] : Availability of any ON-Line Electrical Engineering Glossary/Dictionary Reference ResourcesTue Jan 30 2001 - 02:10:58 PST
Ole Segtnan
 Re: [SI-LIST] : Impact of halogen-free boardsTue Nov 28 2000 - 00:59:10 PST
 [SI-LIST] : Impact of halogen-free boardsMon Nov 27 2000 - 07:34:05 PST
 Re: [SI-LIST] : DC Motor part 2Fri Nov 10 2000 - 01:04:30 PST
 Re: [SI-LIST] : DC Motor questionThu Nov 09 2000 - 04:11:35 PST
Omar Al-Taher
 [SI-LIST] : Optoelectronics ReferencesMon Nov 27 2000 - 13:30:58 PST
 RE: [SI-LIST] : LICA capacitorsThu Nov 16 2000 - 13:01:50 PST
 FW: [SI-LIST] : High Speed AC CouplingThu Nov 02 2000 - 05:55:45 PST
 RE: [SI-LIST] : Seeking Fiber Optics ReferencesFri Sep 29 2000 - 11:45:02 PDT
opamps cybernetics
 [SI-LIST] : LVPECL programmable delay lines?Fri Jan 26 2001 - 21:17:41 PST
 [SI-LIST] : Delay linesThu Jan 25 2001 - 18:02:58 PST
 Re: [SI-LIST] : x-talk saturationTue Aug 22 2000 - 08:25:24 PDT
 [SI-LIST] : x-talk saturationSun Aug 20 2000 - 14:21:30 PDT
Ozgur Misman
 Re: [SI-LIST] : current carrying capability of circuit board tracesThu Feb 15 2001 - 11:07:41 PST
 Re: [SI-LIST] : Feedback needed in TDR measurementsWed Feb 14 2001 - 12:26:10 PST
 [SI-LIST] : Feedback needed in TDR measurementsTue Feb 13 2001 - 15:02:51 PST
 RE: [SI-LIST] : Routing Differential Pairs as 100 differentially Vs individually 50 ohm linesWed Nov 22 2000 - 15:22:56 PST
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Wed Nov 22 2000 - 14:42:37 PST
 [SI-LIST] : current carrying capacity of chip bump and solder ball??Mon Nov 13 2000 - 17:03:09 PST
 [SI-LIST] : HFSS QuestionWed Nov 08 2000 - 17:44:21 PST
 RE: [SI-LIST] : parasitic value for viaSat Sep 16 2000 - 16:10:30 PDT
 RE: [SI-LIST] : "skin effect/depth calculation results"Fri Sep 01 2000 - 17:32:52 PDT
Paglia, Frank M
 [SI-LIST] : Via ModelingThu Oct 12 2000 - 16:46:47 PDT
Pat Sharkey
 [SI-LIST] : FPGA Partial PlaneMon Aug 21 2000 - 06:46:24 PDT
Patrick Francq
 [SI-LIST] : TDRTue Sep 12 2000 - 15:08:54 PDT
Patrick Lawler
 Re: [SI-LIST] : Novice questionWed Oct 18 2000 - 13:59:16 PDT
 Re: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 08:47:25 PDT
 Re: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 08:29:37 PDT
Patrick Riffault
 Re: [SI-LIST] : Routed/unrouted??(Specctraquest)Fri Sep 15 2000 - 09:11:28 PDT
 Re: [SI-LIST] : simulating differential pairs in SpecctraquestFri Aug 25 2000 - 08:31:24 PDT
 Re: [SI-LIST] : AGP ModelThu Aug 24 2000 - 12:08:30 PDT
Patrick_Carrier@Dell.com
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricThu Feb 15 2001 - 13:30:34 PST
Patterson, Ken
 RE: [SI-LIST] : PCB Suppliers - 4 mil dielectricTue Aug 29 2000 - 06:15:48 PDT
Paul Levin
 [SI-LIST] : Re: Skin Effect and Signal DispersionTue Sep 05 2000 - 12:19:39 PDT
Paul Taddonio
 RE: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 08:43:56 PST
 Re: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 07:30:59 PST
paulnets
 Re: [SI-LIST] : which book is better?Wed Dec 27 2000 - 16:59:48 PST
Peng, Smith (å½­å­æ¬£)
 [SI-LIST] : RE: [SI-LIST] : A interesting questioTue Sep 19 2000 - 02:48:04 PDT
Perry Qu
 Re: [SI-LIST] : Copper balanceMon Feb 12 2001 - 05:51:16 PST
 Re: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 05:49:26 PST
 Re: [SI-LIST] : Possible TDR microstrip measurement error?Tue Oct 31 2000 - 07:34:35 PST
 [SI-LIST] : Schematic tools for generating HSPICE fileTue Aug 29 2000 - 07:36:35 PDT
Pessotto, Michael
 [SI-LIST] : Connecting board grounds to chassisMon Nov 06 2000 - 20:40:35 PST
Peter Baxter
 [SI-LIST] : Bypass Capacitor SoftwareSat Nov 18 2000 - 16:29:56 PST
 [SI-LIST] : Capacitor, Parameter, CalculatorWed Nov 01 2000 - 14:46:25 PST
 [SI-LIST] : PCB Suppliers - 4 mil dielectricTue Aug 29 2000 - 00:31:04 PDT
Peters, Stephen
 RE: [SI-LIST] : IBIS model (Package parasitics)Fri Dec 15 2000 - 16:13:44 PST
 RE: [SI-LIST] : IBIS modelersFri Dec 08 2000 - 13:13:25 PST
Peterson, George W
 RE: [SI-LIST] : Search for ADSP-21160 IBIS modelThu Oct 26 2000 - 08:36:55 PDT
Peterson, James F (FL51)
 RE: [SI-LIST] : Connector pin pwr/gnd ratioTue Nov 14 2000 - 03:57:30 PST
 RE: [SI-LIST] : Connector pin pwr/gnd ratioMon Nov 13 2000 - 13:43:43 PST
 [SI-LIST] : Connector pin pwr/gnd ratioMon Nov 13 2000 - 06:57:01 PST
 RE: [SI-LIST] : Far end crosstalkFri Oct 13 2000 - 07:59:56 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 11:20:48 PDT
 [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 09:59:58 PDT
 RE: [SI-LIST] : x-talk saturationTue Aug 22 2000 - 04:28:47 PDT
Phares, Charles C
 RE: [SI-LIST] : Question about Thin Flexible Coaxial cableFri Nov 10 2000 - 16:06:48 PST
Pierre-Luc Cantin
 RE: [SI-LIST] : The correct way to short tow nodes in SPICE is?Fri Oct 20 2000 - 09:44:29 PDT
 RE: [SI-LIST] : parasitic value for viaSat Sep 16 2000 - 16:43:20 PDT
 RE: [SI-LIST] : parasitic value for viaSat Sep 16 2000 - 15:23:08 PDT
Polka, Lesley A
 [SI-LIST] : Q3'00 Intel Technology Journal on-line: packaging issueTue Aug 29 2000 - 14:27:06 PDT
polus@lexmark.com
 Re: [SI-LIST] : Problems with XNSWed Jan 24 2001 - 06:19:56 PST
Potana Ravi
 [SI-LIST] : regarding Dc to Dc convertorThu Feb 01 2001 - 23:17:45 PST
Potwora, William (AZ75)
 RE: [SI-LIST] : PCI CLK trace length limitWed Dec 13 2000 - 07:55:54 PST
 [SI-LIST] : PCI CLK trace length limitTue Dec 12 2000 - 10:42:44 PST
Prasad Venugopal
 RE: [SI-LIST] : Differential End TerminationMon Feb 26 2001 - 07:16:49 PST
 RE: [SI-LIST] : x8 and /8Thu Feb 15 2001 - 17:05:00 PST
 RE: [SI-LIST] : Tr. linesWed Feb 07 2001 - 09:08:50 PST
prasanna kumar
 RE: [SI-LIST] : Question on propogation of high freq. signal in conductorsThu Sep 21 2000 - 05:58:31 PDT
 [SI-LIST] : Question on propogation of high freq. signal in conductorsTue Sep 19 2000 - 06:26:22 PDT
rachild.chen
 Re: [SI-LIST] : A interesting questionMon Sep 18 2000 - 17:49:13 PDT
 [SI-LIST] : A interesting questionSun Sep 17 2000 - 18:00:07 PDT
raghu
 [SI-LIST] : Re: ApsimIBIS-ToolkitMon Feb 05 2001 - 17:21:36 PST
rajat.chauhan@st.com
 [SI-LIST] : Tr. linesWed Feb 07 2001 - 02:39:02 PST
rajesh.kaushik@st.com
 [SI-LIST] : GTL standardThu Feb 01 2001 - 08:21:31 PST
Ralf Bruening
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSTue Oct 03 2000 - 12:48:23 PDT
Ravinder Ajmani
 [SI-LIST] : HIgh-speed interconnect characterizationFri Dec 08 2000 - 11:48:58 PST
 Re: [SI-LIST] : Routing Differential Pairs as 100 differentially Vs individually 50 ohm linesWed Nov 22 2000 - 12:50:05 PST
Ravinder Ajmani/San Jose/IBM
 Re: [SI-LIST] : Decoupling caps selectionMon Oct 30 2000 - 08:40:25 PST
 Re: [SI-LIST] : Re: Diff probes for tdr.Tue Oct 24 2000 - 08:57:56 PDT
Ray Anderson
 RE: [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION?Thu Feb 22 2001 - 16:00:43 PST
 RE: [SI-LIST] : x8 and /8Thu Feb 15 2001 - 16:59:02 PST
 RE: [SI-LIST] : x8 and /8Thu Feb 15 2001 - 16:01:05 PST
 [SI-LIST] : HSTL-to-LVDS / LVDS-to-HSTL translators ???Tue Feb 13 2001 - 15:40:52 PST
 Re: [SI-LIST] : Feedback needed in TDR measurementsTue Feb 13 2001 - 15:25:09 PST
 Re: [SI-LIST] : Microphonics problem.Mon Feb 05 2001 - 17:21:12 PST
 RE: [SI-LIST] : via current carrying capacityFri Feb 02 2001 - 13:01:32 PST
 [SI-LIST] : si-list malfunction last nightFri Jan 26 2001 - 10:43:02 PST
 [SI-LIST] : si-list messages that don't seem to go throughThu Jan 25 2001 - 10:58:15 PST
 RE: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 10:42:30 PST
 Re: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 10:22:17 PST
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 14:08:05 PST
 RE: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 13:57:31 PST
 FWD: RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesWed Nov 29 2000 - 10:26:50 PST
 Re: FWD: RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 16:15:19 PST
 FWD: RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 09:23:13 PST
 RE: [SI-LIST] : matched delayMon Nov 20 2000 - 10:10:10 PST
 RE: [SI-LIST] : deCoupling caps and there placementTue Nov 14 2000 - 16:06:18 PST
 Re: [SI-LIST] : Question Re: Wire Gauge and resistivityMon Nov 13 2000 - 11:10:25 PST
 Re: [SI-LIST] : Question about ferrite beadsMon Nov 13 2000 - 10:20:23 PST
 RE: [SI-LIST] : Matched Length TracesFri Nov 10 2000 - 09:57:50 PST
 Re: [SI-LIST] : Inductor SelectionTue Nov 07 2000 - 10:18:11 PST
 RE: [SI-LIST] : Book Announcement (Different book this time)Mon Oct 23 2000 - 10:47:36 PDT
 RE: [SI-LIST] : Multi-Threaded HSpiceWed Oct 04 2000 - 13:08:32 PDT
 RE: [SI-LIST] : Multi-Threaded HSpiceWed Oct 04 2000 - 10:17:51 PDT
 Re: [SI-LIST] : Fwd: Probing power plane with analyser.Sat Sep 23 2000 - 02:11:02 PDT
 Re: [SI-LIST] : EDC Input ImpedenceTue Sep 26 2000 - 14:27:58 PDT
 [SI-LIST] : Messages with non-viewable charactersFri Sep 22 2000 - 13:40:56 PDT
 Re: [SI-LIST] : No buried/embedded capacitance?Fri Sep 22 2000 - 12:36:02 PDT
 RE: [SI-LIST] : Electrical Properties of SolderWed Sep 20 2000 - 10:26:34 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectTue Sep 19 2000 - 11:57:28 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 12:56:58 PDT
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 11:12:17 PDT
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 10:31:33 PDT
 [SI-LIST] : Henry Ott's Buried Capacitance Licensee ListMon Aug 21 2000 - 10:00:59 PDT
Raymond Y. Chen
 [SI-LIST] : SI Job Position (AE) in SIGRITY.COMTue Nov 07 2000 - 13:02:58 PST
Raza, Ishfaqur
 RE: [SI-LIST] : Fwd: Probing power plane with analyser.Thu Sep 28 2000 - 10:51:22 PDT
rbmccammon@mmm.com
 Re: [SI-LIST] : Opportunities at Dell - looking for inputWed Sep 27 2000 - 08:56:47 PDT
 RE: [SI-LIST] : Question on propogation of high freq. signal in conductorsFri Sep 22 2000 - 07:20:36 PDT
 Re: [SI-LIST] : Question on propogation of high freq. signal in conductorsTue Sep 19 2000 - 10:57:43 PDT
Ricchiuti Vittorio
 [SI-LIST] : paperFri Jan 26 2001 - 06:13:01 PST
 [SI-LIST] : eye diagram in HSpiceWed Dec 20 2000 - 07:45:05 PST
Rich Peyton
 [SI-LIST] : InterconnectsWed Feb 28 2001 - 12:47:36 PST
 [SI-LIST] : Reference MaterialFri Feb 23 2001 - 10:10:34 PST
Richard Charbonneau
 [SI-LIST] : EDC Input ImpedenceTue Sep 26 2000 - 13:34:10 PDT
Ritchey Lee
 Re: [SI-LIST] : Copper balanceTue Feb 13 2001 - 05:43:06 PST
 Re: [SI-LIST] : Copper balanceTue Feb 13 2001 - 05:41:36 PST
 Re: [SI-LIST] : Copper balanceMon Feb 12 2001 - 04:44:17 PST
 Re: [SI-LIST] : Regarding plane splitsTue Jan 02 2001 - 08:33:14 PST
 Re: [SI-LIST] : Regarding plane splitsWed Dec 06 2000 - 08:18:16 PST
 Re: [SI-LIST] : Capacitor dielectric typeWed Dec 06 2000 - 08:07:32 PST
 Re: [SI-LIST] : Regarding plane splitsTue Dec 05 2000 - 15:27:38 PST
 Re: [SI-LIST] : Capacitor dielectric typeTue Dec 05 2000 - 11:35:40 PST
 Re: [SI-LIST] : Regarding plane splitsFri Nov 24 2000 - 07:49:56 PST
 Re: [SI-LIST] : Matched Length TracesFri Nov 24 2000 - 07:47:12 PST
 Re: [SI-LIST] : Plane Splits InspectionWed Nov 22 2000 - 09:37:41 PST
 Re: [SI-LIST] : deCoupling caps and there placementWed Nov 22 2000 - 09:39:00 PST
 Re: [SI-LIST] : Regarding plane splitsWed Nov 22 2000 - 09:38:32 PST
 Re: [SI-LIST] : Matched Length TracesWed Nov 22 2000 - 09:38:10 PST
 Re: [SI-LIST] : Routing Differential Pairs as 100 differentially Vs individually 50 ohm linesWed Nov 22 2000 - 09:38:00 PST
 Re: [SI-LIST] : Decoupling capacitors (again!)Sun Aug 27 2000 - 15:37:52 PDT
 Re: [SI-LIST] : Decoupling capacitors (again!)Wed Aug 23 2000 - 08:37:58 PDT
Ritesh Kapahi
 Re: [SI-LIST] : RE: SSTLMon Oct 30 2000 - 18:17:55 PST
 Re: [SI-LIST] : Differential TDR probesThu Oct 19 2000 - 14:12:22 PDT
RMELLISON@aol.com
 Re: [SI-LIST] : One Differential To AnotherThu Dec 07 2000 - 05:40:01 PST
 Re: [SI-LIST] : Ferrite BeadsMon Nov 20 2000 - 12:52:02 PST
 Re: [SI-LIST] : Ferrite BeadsSat Nov 18 2000 - 12:56:40 PST
 Re: [SI-LIST] : Ferrite BeadsFri Nov 17 2000 - 20:00:25 PST
 Re: [SI-LIST] : deCoupling caps and there placementFri Nov 17 2000 - 13:11:38 PST
 Re: [SI-LIST] : Capacitor dielectric typeFri Nov 17 2000 - 12:09:15 PST
 Re: [SI-LIST] : 2.5Gbps across a backplane?Sun Oct 15 2000 - 20:28:18 PDT
 Re: [SI-LIST] : inductorSat Sep 30 2000 - 18:05:57 PDT
Rob Barris
 Re: [SI-LIST] : New style vias?Mon Feb 05 2001 - 12:46:39 PST
Robert J. Evans
 [SI-LIST] : IBIS T-Line Style Pin Parasitics ModelFri Oct 13 2000 - 07:59:02 PDT
Robert Khederian
 [SI-LIST] : Trace Length QuestionMon Jan 15 2001 - 12:58:41 PST
Robert Weber
 Re: [SI-LIST] : DC Motor part 2Thu Nov 09 2000 - 20:31:45 PST
 Re: [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 19:18:18 PDT
Rod Barman
 [SI-LIST] : Shielded Flat Flex CableWed Feb 28 2001 - 13:53:36 PST
RodelRegucera@astec-power.com
 [SI-LIST] : Specs of insertion machinesWed Feb 14 2001 - 00:45:41 PST
Roehrner Wolfgang
 RE: [SI-LIST] : ferrite bead modelFri Oct 20 2000 - 05:18:37 PDT
 [SI-LIST] : experience with ibis2spice?Wed Oct 18 2000 - 04:53:23 PDT
Ron Kane
 RE: [SI-LIST] : Ignorance in I & QMon Feb 26 2001 - 16:50:56 PST
Ron Mancuso
 RE: [SI-LIST] : Dealing with Chassis and Digital GroundMon Jan 22 2001 - 14:56:19 PST
Ron Miller
 RE: [SI-LIST] : Combined single-ended/differential termination pa ckage?Tue Feb 27 2001 - 15:15:06 PST
 RE: [SI-LIST] : Combined single-ended/differential termination pa ckage?Tue Feb 27 2001 - 11:09:26 PST
 RE: [SI-LIST] : Combined single-ended/differential termination pa ckage?Mon Feb 26 2001 - 17:33:57 PST
 RE: [SI-LIST] : SI position available?Thu Feb 15 2001 - 12:24:05 PST
 RE: [SI-LIST] : Microphonics problem.Tue Feb 06 2001 - 21:42:51 PST
 RE: [SI-LIST] : RE: 100 ohm differential Vs 150 ohmThu Jan 25 2001 - 10:36:39 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesSun Jan 21 2001 - 14:28:06 PST
 RE: [SI-LIST] : Broadside v edge coupled striplinesFri Jan 19 2001 - 17:18:08 PST
 RE: [SI-LIST] : W-element in HSPICEThu Dec 21 2000 - 08:19:01 PST
 RE: [SI-LIST] : W-element in HSPICETue Dec 19 2000 - 08:53:53 PST
 [SI-LIST] : opportunitiesWed Dec 13 2000 - 09:08:15 PST
 RE: [SI-LIST] : 50 or 60 ohm impedanceTue Dec 12 2000 - 15:15:33 PST
 RE: [SI-LIST] : Decoupling caps selectionFri Oct 27 2000 - 17:32:52 PDT
 RE: [SI-LIST] : Re: Diff probes for tdr.Mon Oct 23 2000 - 11:24:24 PDT
 RE: [SI-LIST] : Re: Diff probes for tdr.Fri Oct 20 2000 - 12:21:33 PDT
 RE: [SI-LIST] : Differential TDR probesFri Oct 20 2000 - 12:12:23 PDT
 RE: [SI-LIST] : Re: Diff probes for tdr.Fri Oct 20 2000 - 10:54:47 PDT
 RE: [SI-LIST] : Differential TDR probesThu Oct 19 2000 - 17:40:01 PDT
 FW: [SI-LIST] : RE: PCI routing rulesThu Oct 12 2000 - 18:50:37 PDT
 RE: [SI-LIST] : RE: PCI routing rulesThu Oct 12 2000 - 08:48:48 PDT
 RE: [SI-LIST] : Signal DispersionWed Sep 13 2000 - 09:37:17 PDT
 RE: [SI-LIST] : HSPICE W-element and skin effectMon Sep 11 2000 - 11:02:56 PDT
Ron.J.Morneault@fairchildsemi.com
 [SI-LIST] : Simulation Models for Cables and ConnectorsWed Jan 10 2001 - 13:29:06 PST
Ronald E. Nikel
 RE: [SI-LIST] : RE: 100 ohm differential Vs 150 ohmThu Jan 25 2001 - 10:40:23 PST
 RE: [SI-LIST] : 2.5 Gbps across a backplaneTue Oct 17 2000 - 07:41:23 PDT
Roy_Leventhal@3com.com
 RE: [SI-LIST] : PCI Bus problem (an interesting one) Thanks! (sum mary)Mon Nov 27 2000 - 11:45:37 PST
 Re: [SI-LIST] : Electromagnetic shieldingWed Nov 15 2000 - 07:04:52 PST
 RE: [SI-LIST] : Signal Integrity Engineering Position at 3ComTue Oct 17 2000 - 08:48:51 PDT
 [SI-LIST] : Signal Integrity Engineering Position at 3ComTue Oct 17 2000 - 07:51:38 PDT
 RE: [SI-LIST] : Seeking Fiber Optics ReferencesFri Oct 06 2000 - 10:01:55 PDT
 [SI-LIST] : Seeking Fiber Optics ReferencesFri Sep 29 2000 - 10:36:02 PDT
rschlich@us.ibm.com
 Re: [SI-LIST] : PCI Bus propagation delay measurementThu Nov 02 2000 - 10:11:57 PST
ryan.carlson@tsc.tdk.com
 [SI-LIST] : ApsimIBIS-ToolkitFri Feb 02 2001 - 15:53:46 PST
S. Weir
 Re: FW: [SI-LIST] : Broadside v edge coupled striplinesMon Jan 22 2001 - 00:45:56 PST
 Re: [SI-LIST] : Cavity Resonant frequecy and radiated EMISun Sep 24 2000 - 23:41:44 PDT
 RE: [SI-LIST] : Bead-choking the power supply--everywhere!Sun Sep 17 2000 - 00:50:58 PDT
sainath nimmagadda
 [SI-LIST] : SI - Salary SurveyThu Oct 19 2000 - 12:44:46 PDT
Salvador Aguinaga
 RE: [SI-LIST] : parasitic value for viaTue Sep 19 2000 - 14:22:05 PDT
Salvador Aguinaga jr
 [SI-LIST] : Multi-drop backplane trace, with Z0=50 ohms - but my TDR says 40 ohms (fwd)Tue Feb 13 2001 - 11:33:32 PST
Salvador_Aguinaga@3com.com
 [SI-LIST] : dissipation factor at 1GHz for RCC foil (from sumitomo bakelite)Mon Jan 15 2001 - 12:30:26 PST
 RE: [SI-LIST] : Eye pattern with differencial signals.Mon Nov 06 2000 - 15:06:14 PST
 RE: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceTue Oct 31 2000 - 10:26:23 PST
 Re: [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlledimpedanceFri Oct 27 2000 - 13:28:26 PDT
 [SI-LIST] : Parallel single-ended traces routed to achieve 35 Ohm controlled impedanceFri Oct 27 2000 - 12:32:55 PDT
 Re: [SI-LIST] : Differential TDR probesThu Oct 19 2000 - 14:39:38 PDT
sam.kvk@amd.com
 RE: [SI-LIST] : Re: Skin effect (Was: Nil)Tue Sep 19 2000 - 12:13:50 PDT
Sampson, Scot
 [SI-LIST] : 50 or 60 ohm impedanceTue Dec 12 2000 - 07:57:54 PST
Sandor Daranyi
 RE: [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION?Thu Feb 22 2001 - 14:45:03 PST
Sandy Taylor
 Re: [SI-LIST] : IR dropThu Jan 25 2001 - 12:38:36 PST
 Re: [SI-LIST] : SCALE factor in HSPICE simulationsWed Oct 11 2000 - 12:13:12 PDT
sarmad Albanna
 [SI-LIST] : Best System Grounding Scheme for ESD, and RF emissionMon Oct 30 2000 - 07:03:54 PST
Scott McMorrow
 Re: [SI-LIST] : PCI length calculationsWed Feb 21 2001 - 23:07:50 PST
 Re: [SI-LIST] : PCI length calculationsTue Feb 20 2001 - 23:33:56 PST
 Re: [SI-LIST] : Broadside v edge coupled striplinesFri Jan 19 2001 - 23:16:46 PST
 Re: [SI-LIST] : CPW and CPSFri Jan 19 2001 - 11:15:50 PST
 Re: [SI-LIST] : Broadside v edge coupled striplinesFri Jan 19 2001 - 09:59:44 PST
 Re: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 09:24:16 PST
 Re: [SI-LIST] : RE: IBIS model questionTue Jan 16 2001 - 22:36:04 PST
 Re: [SI-LIST] : How to simulate SCSI backplane with 15 slots?Fri Jan 12 2001 - 19:35:46 PST
 Re: [SI-LIST] : searching for Toshiba modelsMon Dec 18 2000 - 10:28:32 PST
 Re: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 21:00:10 PST
 Re: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 14:15:04 PST
 Re: [SI-LIST] : Linpar 2-D field solver experiences?Thu Nov 30 2000 - 14:12:30 PST
 Re: [SI-LIST] : D/W vs. S/HThu Nov 30 2000 - 09:00:29 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one) Thanks! (summary)Fri Nov 24 2000 - 10:30:58 PST
 Re: [SI-LIST] : RE: PCI crosstalk on Dual striplineTue Nov 21 2000 - 12:04:39 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 19:15:14 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 12:39:30 PST
 Re: [SI-LIST] : Critical Parameter: rise-time or slew-rate?Tue Nov 14 2000 - 12:58:45 PST
 Re: [SI-LIST] : Connector pin pwr/gnd ratioMon Nov 13 2000 - 15:37:07 PST
 Re: [SI-LIST] : PCI Bus propagation delay measurementThu Nov 02 2000 - 10:45:17 PST
 Re: [SI-LIST] : Parallel single-ended traces routed to achieve 35Ohm controlledimpedanceTue Oct 31 2000 - 15:13:59 PST
 Re: [SI-LIST] : Search for ADSP-21160 IBIS modelThu Oct 26 2000 - 23:21:19 PDT
 Re: [SI-LIST] : Question on propogation of high freq. signal in conductorsThu Sep 21 2000 - 06:14:32 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectTue Sep 19 2000 - 08:05:03 PDT
 Re: [SI-LIST] : trace to trace couplingFri Sep 15 2000 - 19:21:17 PDT
 Re: [SI-LIST] : trace to trace couplingFri Sep 15 2000 - 13:51:14 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectTue Sep 12 2000 - 09:32:45 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectMon Sep 11 2000 - 04:25:14 PDT
 Re: [SI-LIST] : DDR SDRAM DQS vs DQWed Sep 06 2000 - 18:14:05 PDT
 Re: [SI-LIST] : Decoupling Capacitors and SSNMon Aug 28 2000 - 10:11:27 PDT
 Re: [SI-LIST] : simple ?? newbie issueSun Aug 27 2000 - 18:28:16 PDT
Sean Murray
 [SI-LIST] : chip2chip asic ateWed Feb 14 2001 - 06:03:46 PST
 [SI-LIST] : high speed/low loss soldermasksThu Feb 01 2001 - 08:49:07 PST
 [SI-LIST] : removal of non-functional pads on signal layersFri Jan 26 2001 - 14:59:02 PST
 [SI-LIST] : via current carrying capacityThu Jan 25 2001 - 06:20:24 PST
 [SI-LIST] : fabricating a .5mm 288l test boardWed Jan 10 2001 - 12:24:09 PST
 [SI-LIST] : simulation softwareWed Jan 03 2001 - 12:24:01 PST
 RE: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 10:48:33 PST
 RE: [SI-LIST] : 200 ohmsFri Dec 01 2000 - 10:28:09 PST
 [SI-LIST] : 200 ohmsFri Dec 01 2000 - 10:02:20 PST
 [SI-LIST] : trace to trace couplingFri Sep 15 2000 - 12:09:34 PDT
 [SI-LIST] : TDR measurementsWed Sep 06 2000 - 10:53:31 PDT
 [SI-LIST] : hi-speed bd materialsWed Aug 30 2000 - 14:11:29 PDT
 [SI-LIST] : differential pairsMon Aug 21 2000 - 16:01:20 PDT
Sehar Fatima Sagarwala
 [SI-LIST] : what sort of jitter to expect...Sun Jan 14 2001 - 20:23:11 PST
selvaraj subramanian
 [SI-LIST] : Termination scheme for SSTL2 Class IIMon Feb 26 2001 - 03:36:16 PST
 [SI-LIST] : Signal integrity tool from cadenceSun Oct 08 2000 - 22:16:21 PDT
 Re: [SI-LIST] : Simulation of differential lines in XTKFri Aug 25 2000 - 20:23:21 PDT
 [SI-LIST] : Simulation of differential lines in XTKThu Aug 24 2000 - 20:49:54 PDT
 Re: [SI-LIST] : Why CML for high-speed interfaces?Sun Aug 20 2000 - 21:23:05 PDT
Senthil.Selvam@smartm.com
 [SI-LIST] : Transients pickup by scopesThu Nov 16 2000 - 18:23:49 PST
SEOW,ERWIN-SP (HP-Singapore,ex1)
 [SI-LIST] : DC Motor part 2Thu Nov 09 2000 - 18:12:37 PST
 [SI-LIST] : DC Motor questionWed Nov 08 2000 - 17:34:16 PST
Sergey Zimin
 [SI-LIST] : SPICE Models for OpticsFri Nov 10 2000 - 15:15:31 PST
Shahar Eytan
 [SI-LIST] : Differential pair - How to compensate for different length?Sun Jan 28 2001 - 05:20:37 PST
 [SI-LIST] : Split ground planesThu Jan 25 2001 - 04:56:36 PST
Shameem Ahmed
 Re: [SI-LIST] : why was 50ohm impedance chosen by engneers?Tue Jan 16 2001 - 16:53:15 PST
Shawn Carpenter
 RE: [SI-LIST] : More HelpThu Sep 07 2000 - 13:20:46 PDT
Sheetal Jain
 [SI-LIST] : Magnetic Core and transformer simulation modelMon Dec 25 2000 - 19:28:24 PST
Shinde, Lalit
 RE: [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSFri Nov 10 2000 - 11:01:10 PST
Silva, Benjamin P
 RE: [SI-LIST] : IBIS model (Package parasitics)Fri Dec 15 2000 - 15:54:28 PST
Silvano Bettinzana
 [SI-LIST] : Search for ADSP-21160 IBIS modelThu Oct 26 2000 - 07:39:00 PDT
Smith, Norm W
 RE: [SI-LIST] : HSTL-to-LVDS / LVDS-to-HSTL translators ???Wed Feb 14 2001 - 09:19:24 PST
Stacy_L_Gore@raytheon.com
 Re: [SI-LIST] : Mentor Graphics ICXWed Oct 18 2000 - 08:34:48 PDT
Stefan Ludwig
 Re: [SI-LIST] : RE: SSTLMon Oct 30 2000 - 15:02:55 PST
 Re: [SI-LIST] : Decoupling caps selectionMon Oct 30 2000 - 11:44:02 PST
 Re: [SI-LIST] : Ethernet analyzerThu Oct 05 2000 - 11:51:41 PDT
 Re: [SI-LIST] : skin effectThu Aug 31 2000 - 10:27:03 PDT
stephanie.k.goedecke@exgate.tek.com
 RE: [SI-LIST] : Memory timing calculationsThu Feb 15 2001 - 10:29:48 PST
Steve Ash
 RE: [SI-LIST] : Ferrite BeadsSat Nov 18 2000 - 01:46:04 PST
Steve Corey
 Re: [SI-LIST] : Critical Parameter: rise-time or slew-rate?Tue Nov 14 2000 - 13:51:28 PST
Steve Rogers
 [SI-LIST] : Need handbook for Boonton 34A resonant line?Tue Feb 27 2001 - 01:05:56 PST
 [SI-LIST] : chip inductor Q as a function of orientation (Thanks to all invol ved for input)Mon Feb 26 2001 - 05:50:07 PST
 [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION *****Fri Feb 23 2001 - 00:45:17 PST
 [SI-LIST] : CHIP INDUCTOR Q AND L AS FUNCTION OF ORIENTATION?Thu Feb 22 2001 - 03:27:16 PST
 [SI-LIST] : SYNTHETIC INDUCTOR USING SHORTED TX LINETue Feb 20 2001 - 04:40:28 PST
 [SI-LIST] : Magnetic field of a solenoidMon Dec 11 2000 - 00:10:11 PST
 [SI-LIST] : Magnetic field of a solenoidFri Dec 08 2000 - 01:41:18 PST
Stockalis, Anthony
 RE: [SI-LIST] : Differential End TerminationFri Feb 23 2001 - 14:35:43 PST
 [SI-LIST] : Differential End TerminationFri Feb 23 2001 - 11:21:14 PST
Straube Associates
 [SI-LIST] : Senior Modeling Engineer OpportunityThu Jan 04 2001 - 13:18:58 PST
Stuart Adams
 [SI-LIST] : damping resistors ??Mon Feb 19 2001 - 12:55:20 PST
 [SI-LIST] : How many stitching via's ??Fri Aug 25 2000 - 12:32:26 PDT
Stubbs, Jason
 [SI-LIST] : Unexpected result with ICX ISWed Dec 20 2000 - 09:49:12 PST
 RE: [SI-LIST] : EuroconnectorWed Nov 29 2000 - 07:12:27 PST
Su Ming TAI
 [SI-LIST] : A PCI signal ringback questionSat Dec 23 2000 - 03:09:55 PST
 [SI-LIST] : Searching for a TI modelThu Dec 14 2000 - 23:54:29 PST
subramanya C K
 [SI-LIST] : Parallel Termination for a differential signalTue Feb 20 2001 - 02:16:50 PST
 RE: [SI-LIST] : Problems with XNSThu Jan 25 2001 - 03:10:46 PST
 [SI-LIST] : Problems with XNSWed Jan 24 2001 - 05:38:54 PST
Suchitha.V@smartm.com
 [SI-LIST] : Clock routing width/impedanceWed Feb 28 2001 - 20:59:35 PST
 Re: [SI-LIST] : PCI length calculationsThu Feb 22 2001 - 12:34:23 PST
 RE: [SI-LIST] : PCI length calculationsWed Feb 21 2001 - 13:29:18 PST
 RE: [SI-LIST] : PCI length calculationsWed Feb 21 2001 - 13:09:27 PST
 [SI-LIST] : PCI length calculationsTue Feb 20 2001 - 20:55:13 PST
 [SI-LIST] : ValidationThu Feb 15 2001 - 16:43:44 PST
 [SI-LIST] : Memory timing calculationsThu Feb 15 2001 - 15:55:03 PST
 Re: [SI-LIST] : Flight time measurememt for Mobile processorWed Feb 14 2001 - 12:32:51 PST
 [SI-LIST] : Flight time measurememt for Mobile processorSun Feb 11 2001 - 15:09:16 PST
 [SI-LIST] : Time to Vm correction factorFri Feb 09 2001 - 10:18:44 PST
 [SI-LIST] : GTL standardThu Feb 08 2001 - 20:27:18 PST
Sunil Kumar
 [SI-LIST] : differential signalling over coaxial cablesMon Feb 19 2001 - 05:43:27 PST
 Re: [SI-LIST] : Via ModelingFri Oct 13 2000 - 08:57:18 PDT
 Re: [SI-LIST] : EMI due to fans (fwd)Fri Oct 13 2000 - 08:15:09 PDT
 Re: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 09:37:18 PDT
 Re: [SI-LIST] : EMI due to fansThu Oct 12 2000 - 09:05:00 PDT
 [SI-LIST] : EMI due to fans (fwd)Wed Oct 11 2000 - 23:41:55 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectTue Sep 19 2000 - 08:21:57 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectTue Sep 19 2000 - 06:33:02 PDT
 Re: [SI-LIST] : HSPICE W-element and skin effectMon Sep 11 2000 - 11:39:52 PDT
 RE: [SI-LIST] : HSPICE W-element and skin effectMon Sep 11 2000 - 11:36:42 PDT
 [SI-LIST] : HSPICE W-element and skin effectSat Sep 09 2000 - 07:14:44 PDT
 Re: [SI-LIST] : skin effectSun Sep 03 2000 - 05:58:51 PDT
 Re: [SI-LIST] : skin effectSat Sep 02 2000 - 00:16:50 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 11:14:43 PDT
 RE: [SI-LIST] : HSPICE models for Gigabit Ethernet transceiverWed Aug 30 2000 - 06:35:56 PDT
 [SI-LIST] : HSPICE models for Gigabit Ethernet transceiverWed Aug 30 2000 - 05:04:47 PDT
sunil-chandra.kasanyal@st.com
 [SI-LIST] : CTT STANDARDMon Feb 12 2001 - 22:09:45 PST
Sweetman, Eric (Eric)
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricMon Feb 19 2001 - 07:31:09 PST
sweir
 Re: [SI-LIST] : Inductor SelectionTue Nov 07 2000 - 18:17:06 PST
 Re: [SI-LIST] : Another plane bypass question...Fri Sep 29 2000 - 01:39:31 PDT
 RE: [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 20:42:38 PDT
 RE: [SI-LIST] : hold time dilemmaTue Aug 29 2000 - 22:58:49 PDT
Tadashi ARAI
 Re: [SI-LIST] : Evaluating packages: A simple task or is it?Mon Feb 19 2001 - 19:30:09 PST
 Re: [SI-LIST] : Flight time measurememt for Mobile processorTue Feb 13 2001 - 01:40:31 PST
 Re: [SI-LIST] : Trace Length QuestionMon Jan 15 2001 - 17:21:02 PST
 Re: [SI-LIST] : which book is better?Wed Dec 27 2000 - 21:32:10 PST
 Re: [SI-LIST] : tool compatibilities?Thu Nov 23 2000 - 16:59:15 PST
 Re: [SI-LIST] : IBIS models for RAMBUS devicesMon Aug 21 2000 - 21:25:54 PDT
Tae-Kwang Jeon
 [SI-LIST] : Capacitor dielectric typeThu Nov 16 2000 - 15:47:28 PST
 Re: [SI-LIST] : PECL oscillator terminationThu Nov 09 2000 - 18:32:28 PST
 [SI-LIST] : PECL oscillator terminationThu Nov 09 2000 - 11:09:34 PST
Takeshi-Kobayashi
 [SI-LIST] : IBIS data of 815e chipsetTue Dec 12 2000 - 19:42:01 PST
 [SI-LIST] : About XTK(OLD Mentor Traces) for Windows-NT!Wed Dec 06 2000 - 22:37:52 PST
tcrondeau
 RE: [SI-LIST] : SI position available?Fri Feb 16 2001 - 07:01:43 PST
Ted Mido
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesTue Nov 28 2000 - 10:13:44 PST
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesMon Nov 27 2000 - 17:58:30 PST
 Re: [SI-LIST] : PCI Bus problem (an interesting one)Mon Nov 20 2000 - 12:57:52 PST
Thomas Jackson
 RE: [SI-LIST] : Ignorance in I & QMon Feb 26 2001 - 16:46:04 PST
 RE: [SI-LIST] : Simple question about propagation speed vs. diele ctricThu Feb 15 2001 - 12:59:42 PST
 RE: [SI-LIST] : multiwire experience?Mon Jan 15 2001 - 14:41:23 PST
 RE: [SI-LIST] : 2 mil Core ?! Can I use it ?Mon Jan 15 2001 - 11:47:55 PST
 RE: [SI-LIST] : 2 mil Core ?! Can I use it ?Mon Jan 15 2001 - 08:50:51 PST
 RE: [SI-LIST] : ESD SmocksWed Dec 20 2000 - 10:17:52 PST
 RE: [SI-LIST] : deCoupling caps and there placementMon Nov 13 2000 - 07:42:46 PST
 RE: [SI-LIST] : Validation/Characterization/qualificationFri Nov 10 2000 - 14:20:54 PST
 RE: [SI-LIST] : Decoupling caps selectionFri Oct 27 2000 - 16:50:36 PDT
 RE: [SI-LIST] : multiple power planesWed Oct 04 2000 - 18:53:14 PDT
 FW: [SI-LIST] : ESR and Q factorThu Sep 21 2000 - 15:52:13 PDT
thomas_lai@notes.teradyne.com
 Re: [SI-LIST] : Logic/Board designer opportunities (delete if no interest)Wed Feb 07 2001 - 08:16:45 PST
Thorsten Baumheinrich
 [SI-LIST] : Ansoft Turbo Package AnalyzerThu Sep 21 2000 - 09:02:44 PDT
Tim.Harrington@allgon.com
 RE: [SI-LIST] : tand and ErThu Nov 30 2000 - 13:39:37 PST
Tmtokar@ra.rockwell.com
 [SI-LIST] : Electromagnetic shieldingWed Nov 15 2000 - 04:17:12 PST
Todd Derego
 [SI-LIST] : coaxial buffer for a pattern generator?Tue Oct 17 2000 - 08:13:13 PDT
 RE: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 11:22:44 PDT
 RE: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 10:55:00 PDT
 RE: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 08:16:20 PDT
 [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 05:36:02 PDT
 [SI-LIST] : IBIS or XTK models for gigabit transceiversThu Oct 05 2000 - 06:49:05 PDT
Todd Westerhoff
 RE: [SI-LIST] : IBIS vs HSpiceMon Jan 22 2001 - 11:33:05 PST
 RE: [SI-LIST] : IBIS vs HSpiceMon Jan 22 2001 - 10:02:07 PST
 [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 05:14:15 PST
 [SI-LIST] : Tool commentsWed Jan 10 2001 - 14:34:29 PST
 RE: [SI-LIST] : eye diagram in HSpiceFri Dec 22 2000 - 12:01:42 PST
 RE: [SI-LIST] : searching for Toshiba modelsFri Dec 15 2000 - 14:21:54 PST
 RE: [SI-LIST] : Post layout simulations: "To do or not do them and when to do them..."Thu Dec 07 2000 - 09:36:20 PST
 [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSFri Nov 10 2000 - 06:11:03 PST
 [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSThu Nov 09 2000 - 11:30:15 PST
 RE: [SI-LIST] : JEDEC HSTL and SSTL_2 standards complianceTue Oct 10 2000 - 14:16:14 PDT
 [SI-LIST] : JEDEC HSTL and SSTL_2 standards complianceTue Oct 10 2000 - 10:46:27 PDT
 RE: [SI-LIST] : Signal integrity tool from cadenceMon Oct 09 2000 - 08:21:22 PDT
Tom Dagostino
 RE: [SI-LIST] : Twisted Pair ImpedanceTue Nov 21 2000 - 13:57:48 PST
 RE: [SI-LIST] : How to measure IBIS model form a Chip?Thu Nov 09 2000 - 17:38:05 PST
 RE: [SI-LIST] : High Speed AC CouplingTue Oct 31 2000 - 16:22:28 PST
 RE: [SI-LIST] : RE: [SI-LIST] The correct way to short tow nodes in SPICE is?Fri Oct 20 2000 - 10:12:16 PDT
 RE: [SI-LIST] : Timing on a large boardMon Oct 09 2000 - 08:58:10 PDT
 RE: [SI-LIST] : Timing on a large boardFri Oct 06 2000 - 16:07:25 PDT
Tom Devlin
 Re: [SI-LIST] : differential pairsTue Aug 22 2000 - 07:56:34 PDT
Tom Pham
 RE: [SI-LIST] : Memory timing calculationsThu Feb 15 2001 - 09:11:35 PST
trigg
 [SI-LIST] : New style vias?Thu Feb 01 2001 - 22:08:05 PST
Tsuk, Michael
 RE: [SI-LIST] : Accuracy of HSPICE W-element transmission linesWed Nov 29 2000 - 08:29:08 PST
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 12:56:00 PDT
Vinu Arumugham
 Re: [SI-LIST] : HSTL-to-LVDS / LVDS-to-HSTL translators ???Tue Feb 13 2001 - 16:08:53 PST
 Re: [SI-LIST] : Differential pair - How to compensate for different length?Mon Jan 29 2001 - 09:39:08 PST
 Re: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 13:43:33 PST
 Re: [SI-LIST] : Parallel single-ended traces routed to achieve 35Ohm controlledimpedanceTue Oct 31 2000 - 13:44:11 PST
 Re: [SI-LIST] : RE: SSTLMon Oct 30 2000 - 14:26:34 PST
 Re: [SI-LIST] : 2.5Gbps across a backplane?Fri Oct 13 2000 - 12:16:27 PDT
 Re: [SI-LIST] : 2.5Gbps across a backplane?Wed Oct 11 2000 - 09:40:46 PDT
 Re: [SI-LIST] : Re: Skin effect (Was: Nil)Tue Sep 19 2000 - 13:11:47 PDT
 Re: [SI-LIST] : Re: Skin effect (Was: Nil)Tue Sep 19 2000 - 11:12:27 PDT
 Re: [SI-LIST] : Decoupling Capacitors and SSNMon Aug 28 2000 - 09:53:05 PDT
 Re: [SI-LIST] : Simulation of differential lines in XTKFri Aug 25 2000 - 09:12:40 PDT
Volk, Andrew M
 RE: [SI-LIST] : Chip to Chip ClockingFri Jan 26 2001 - 07:47:15 PST
 RE: [SI-LIST] : Chip to Chip ClockingThu Jan 25 2001 - 17:22:30 PST
 RE: [SI-LIST] : Flip flop setup and hold time and sensing circuitSun Nov 19 2000 - 17:07:33 PST
wagner@cst.de
 [SI-LIST] : re: [si-list] : 3d simulation software -- ansoft hfss vs. cst's microwave studioSat Nov 25 2000 - 06:56:33 PST
Wai-Ming Hung
 [SI-LIST] : Re: Controlling switching noise in full-swing CMOS buffers (was Despite output resistor to reduce overshoot and undershoot)Wed Dec 06 2000 - 09:36:02 PST
 Re: [SI-LIST] : Despite output resistor to reduce overshoot and undershootTue Dec 05 2000 - 20:05:44 PST
 [SI-LIST] : Any sugguestions on transistor level design mailing list ?Tue Dec 05 2000 - 19:11:10 PST
 [SI-LIST] : Why can a resistor can reduce noise in output bufferFri Dec 01 2000 - 09:28:39 PST
 [SI-LIST] : Any suggestions on other design mailing listTue Nov 21 2000 - 14:32:46 PST
 [SI-LIST] : Flip flop setup and hold time and sensing circuitFri Nov 17 2000 - 17:12:08 PST
Wallenhorst, Ulrich
 AW: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 06:02:04 PST
WANG,LIN-WL (A-Singapore,ex3)
 RE: [SI-LIST] : SI tool for signals above 1GHzThu Feb 01 2001 - 18:39:43 PST
 [SI-LIST] : SI tool for signals above 1GHzWed Jan 31 2001 - 01:38:36 PST
Weber Chuang
 RE: [SI-LIST] : DDR SDRAM DQS vs DQWed Sep 06 2000 - 18:49:53 PDT
 [SI-LIST] : JazioTue Aug 29 2000 - 03:49:08 PDT
whiz kid
 [SI-LIST] : Question regarding Host Bus simulation simulationSat Feb 17 2001 - 05:17:15 PST
 [SI-LIST] : Question about Decoupling Caps.Fri Feb 02 2001 - 11:48:22 PST
Wilco Hamhuis
 RE: [SI-LIST] : eye diagram in HSpiceFri Jan 05 2001 - 01:11:24 PST
 RE: [SI-LIST] : request info eye patternsFri Dec 22 2000 - 00:58:27 PST
 [SI-LIST] : request info eye patternsMon Dec 11 2000 - 06:02:03 PST
William Baldwin
 Re: FWD: Re: [SI-LIST] : Eye pattern with differencial signals.Tue Nov 28 2000 - 09:46:50 PST
William Devey
 Re: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 08:54:21 PST
 Re: AW: [SI-LIST] : SMA test connector PCB layoutWed Jan 03 2001 - 08:41:32 PST
Willis, Ken
 RE: [SI-LIST] : Internal TeminationMon Feb 19 2001 - 05:35:19 PST
 RE: [SI-LIST] : multiwire experience?Wed Jan 17 2001 - 05:02:50 PST
 RE: [SI-LIST] : How to simulate SCSI backplane with 15 slots?Fri Jan 12 2001 - 14:19:12 PST
 RE: [SI-LIST] : RF Via Advice?Tue Nov 28 2000 - 07:39:55 PST
 RE: [SI-LIST] : PCI Bus problem (an interesting one) Thanks! (sum mary)Mon Nov 27 2000 - 06:00:59 PST
 RE: [SI-LIST] : Possible TDR microstrip measurement error?Fri Nov 10 2000 - 15:34:19 PST
 RE: [SI-LIST] : RE: [SI-LIST]: Spectraquest Vs. XTK/XNSFri Nov 10 2000 - 09:51:42 PST
Wind.Yang@mic.com.tw
 [SI-LIST] : Crosstalk in multi-driver contention mode of XNS !Wed Feb 21 2001 - 18:42:43 PST
wkkal@samsung.co.kr
 [SI-LIST] : [SI-LIST] Filter modeling technique in XTKSat Jan 20 2001 - 00:05:45 PST
Won Chang
 RE: [SI-LIST] : Current flow limit for wire bondingWed Oct 04 2000 - 15:56:48 PDT
yaserh
 [SI-LIST] : UART Configuration corrutionFri Jan 19 2001 - 12:32:07 PST
 [SI-LIST] : implimentation of ground gridMon Nov 06 2000 - 11:55:50 PST
 [SI-LIST] : Why 110 VAC on my circuitTue Oct 31 2000 - 22:26:45 PST
 [SI-LIST] : Gnd plane in analog&digital circuitsSat Oct 28 2000 - 00:50:32 PDT
 [SI-LIST] : Request for helpWed Oct 25 2000 - 14:10:20 PDT
Yehuda D. Yizraeli
 [SI-LIST] : Number of power pads for a chip, looking for rule of thumb.Mon Jan 22 2001 - 07:40:03 PST
 [SI-LIST] : Whats the best place for the video filter?Wed Jan 03 2001 - 09:42:21 PST
Yitzhak Revach
 [SI-LIST] : Reference planTue Feb 06 2001 - 22:14:31 PST
Yosi.Zangiri@ecitele.com
 Re: [SI-LIST] : How to measure IBIS model form a Chip?Sat Nov 11 2000 - 22:19:16 PST
ytang
 RE: [SI-LIST] : "skin effect/depth calculation results"Fri Sep 01 2000 - 16:57:18 PDT
Yu Wang
 [SI-LIST] : why was 50ohm impedance chosen by engneers?Tue Jan 16 2001 - 16:36:19 PST
 [SI-LIST] : which book is better?Wed Dec 27 2000 - 16:10:53 PST
Yuan Li
 [SI-LIST] : Flip chip substrate characterization questionMon Jan 15 2001 - 14:23:15 PST
 [SI-LIST] : IE3D and Greenfield (Quantic)Thu Nov 30 2000 - 10:41:21 PST
 [SI-LIST] : LICA capacitorsThu Nov 16 2000 - 10:42:54 PST
Zabinski, Patrick J.
 RE: [SI-LIST] : x8 and /8Thu Feb 15 2001 - 14:16:48 PST
 RE: [SI-LIST] : questions concerning a E-PBGAFri Feb 02 2001 - 04:51:34 PST
 RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??Mon Jan 22 2001 - 09:04:16 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 08:15:25 PST
 RE: [SI-LIST] : SI analysis: IBIS vs. HSpiceFri Jan 19 2001 - 05:47:17 PST
 [SI-LIST] : multiwire experience?Mon Jan 15 2001 - 13:57:14 PST
 RE: [SI-LIST] : 50 or 60 ohm impedanceTue Dec 12 2000 - 14:55:35 PST
 RE: [SI-LIST] : layer stackupMon Dec 11 2000 - 08:13:32 PST
 RE: [SI-LIST] : layer stackupMon Dec 11 2000 - 04:42:50 PST
 RE: [SI-LIST] : Re: Controlling switching noise in full-swing CMOS buffers (was Despite output resistor to reduce overshoot and undershoot)Wed Dec 06 2000 - 10:29:40 PST
 [SI-LIST] : Controlling switching noise in full-swing CMOS buffers (was Despite output resistor to reduce overshoot and undershoot)Wed Dec 06 2000 - 04:40:26 PST
 [SI-LIST] : Open Positions at Mayo Foundation in MNTue Dec 05 2000 - 10:15:14 PST
 RE: [SI-LIST] : Why can a resistor can reduce noise in output bufferFri Dec 01 2000 - 11:52:29 PST
 RE: [SI-LIST] : Impact of halogen-free boardsMon Nov 27 2000 - 08:02:52 PST
 RE: [SI-LIST] : Regarding plane splitsSat Nov 11 2000 - 05:00:59 PST
 RE: [SI-LIST] : Question about Thin Flexible Coaxial cableFri Nov 10 2000 - 17:38:12 PST
 RE: [SI-LIST] : Plane Splits InspectionFri Nov 10 2000 - 08:34:20 PST
 RE: [SI-LIST] : Plane Splits InspectionFri Nov 10 2000 - 08:23:55 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 19:34:10 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 18:56:15 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 07:04:30 PST
 RE: [SI-LIST] : Plane Splits InspectionThu Nov 09 2000 - 05:41:30 PST
 [SI-LIST] : Obtaining estimated parasitics for capacitors (formerly High Speed AC Coupling)Wed Nov 01 2000 - 04:56:22 PST
 RE: [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 18:48:15 PST
 RE: [SI-LIST] : High Speed AC CouplingTue Oct 31 2000 - 18:15:29 PST
 RE: [SI-LIST] : effect of trace width on the performanceTue Oct 31 2000 - 18:07:27 PST
 RE: [SI-LIST] : Decoupling caps selectionMon Oct 30 2000 - 12:06:48 PST
 RE: [SI-LIST] : RE: FR408 vs. GETEKWed Oct 11 2000 - 12:36:52 PDT
 RE: [SI-LIST] : Variability of Supply voltagesTue Oct 10 2000 - 11:06:11 PDT
 RE: [SI-LIST] : Signal DispersionTue Sep 05 2000 - 04:27:36 PDT
 RE: [SI-LIST] : skin effectThu Aug 31 2000 - 12:08:54 PDT
 RE: [SI-LIST] : copper finish/copper oxidation on pcbTue Aug 29 2000 - 17:51:47 PDT
 RE: [SI-LIST] : Why CML for high-speed interfaces?Mon Aug 21 2000 - 05:43:47 PDT
 RE: [SI-LIST] : Why CML for high-speed interfaces?Mon Aug 21 2000 - 05:20:59 PDT
 RE: [SI-LIST] : Why CML for high-speed interfaces?Fri Aug 18 2000 - 04:49:57 PDT
zanella, fabrizio
 RE: [SI-LIST] : Reference MaterialMon Feb 26 2001 - 14:09:25 PST
 RE: [SI-LIST] : Tool commentsWed Jan 10 2001 - 15:01:16 PST
 [SI-LIST] : Signal Integrity opportunities at EMCFri Dec 22 2000 - 05:23:58 PST
 [SI-LIST] : Differential TDR probesThu Oct 19 2000 - 12:44:15 PDT
 RE: [SI-LIST] : A interesting questionMon Sep 18 2000 - 06:40:10 PDT
 [SI-LIST] : 2 mil plane-plane separationFri Sep 08 2000 - 05:54:44 PDT
 RE: [SI-LIST] : HSPICE models for Gigabit Ethernet transceiverWed Aug 30 2000 - 08:38:06 PDT
Zhiping Yang
 [SI-LIST] : SI job opening in CISCOThu Feb 22 2001 - 17:32:38 PST
±¸ÀÚ¿
 [SI-LIST] : CompactPCI Power SupplyWed Dec 20 2000 - 18:41:22 PST
´^¤lªY
 RE: [SI-LIST] : FW: Spectraquest Vs. XTK/XNSWed Oct 04 2000 - 23:58:51 PDT
ªL´Â·×
 FW: [SI-LIST] : RE: IBIS model questionTue Jan 16 2001 - 23:43:30 PST
 Thanks!, RE: [SI-LIST] : How to simulate SCSI backplane with 15 slots?Mon Jan 15 2001 - 19:08:55 PST
 RE: [SI-LIST] : Trace Length QuestionMon Jan 15 2001 - 16:46:21 PST
 [SI-LIST] : How to simulate SCSI backplane with 15 slots?Wed Jan 10 2001 - 01:00:05 PST
 RE: [SI-LIST] : A PCI signal ringback questionMon Dec 25 2000 - 17:29:43 PST
 [SI-LIST] : IDE and SCSI SimulationThu Nov 30 2000 - 17:54:55 PST
 [SI-LIST] : LAN signal measurement with a loop back.Mon Nov 13 2000 - 21:44:31 PST
 [SI-LIST] : Electrical Analysis to prove the soundness of a designFri Oct 27 2000 - 03:35:03 PDT
 RE: [SI-LIST] : connector model for differential signalWed Oct 25 2000 - 18:42:56 PDT
 [SI-LIST] : connector model for differential signalTue Oct 24 2000 - 00:03:55 PDT

Last message date: Wed Feb 28 2001 - 20:17:18 PST Archived on: Tue May 08 2001 - 14:31:03 PDT
About this list Start of Messages Date view Thread view Subject view

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:31:03 PDT