[SI-LIST] : Via and uVia in Pad Technology

From: Loop, Becky ([email protected])
Date: Wed Sep 13 2000 - 16:44:57 PDT

• Next message: Kristen Sandfort: "[SI-LIST] : Need experience SI Engineers"
• Previous message: Bill Owsley: "RE: [SI-LIST] : Bead-choking the power supply--everywhere!"
• Next in thread: bgrossma: "Re: [SI-LIST] : Via and uVia in Pad Technology"
• Reply: bgrossma: "Re: [SI-LIST] : Via and uVia in Pad Technology"

Hello members,

I am looking for information on via and micro-via in pad technology. Has
anyone investigated the signal quality impacts of using these new
technologies? I am trying to look at the impact of the different laminants
on the signal coupling, crosstalk, and general signal waveshapes in high
speed design.

Please let me know if you have any information.

Thanks,
Becky Loop
Design Engineer/Electrical Design
DPG/Desktop Platform Enabling
Phone: (253) 371-4380
Email: [email protected]
Pager: (877) 342-3710
Text Pager: [email protected]
Intranet: http://pmd.dp.intel.com/~rloop

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: Kristen Sandfort: "[SI-LIST] : Need experience SI Engineers"
• Previous message: Bill Owsley: "RE: [SI-LIST] : Bead-choking the power supply--everywhere!"
• Next in thread: bgrossma: "Re: [SI-LIST] : Via and uVia in Pad Technology"
• Reply: bgrossma: "Re: [SI-LIST] : Via and uVia in Pad Technology"

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:29 PDT