From: Potwora, William (AZ75) (email@example.com)
Date: Tue Dec 12 2000 - 10:42:44 PST
I have a question regarding the specified PCI expansion board CLK trace
Revision 2.2 of the PCI spec. paragraph 184.108.40.206 indicates that the limit is
2.5 in +/- 0.1 in.
Is the 0.1in tolerance correct? Is it necessary to verify the trace length,
including vias, for each design?
**** To unsubscribe from si-list or si-list-digest: send e-mail to
firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:30:25 PDT