[SI-LIST] : PCI CLK trace length limit

From: Potwora, William (AZ75) ([email protected])
Date: Tue Dec 12 2000 - 10:42:44 PST

• Next message: Moran, Brian P: "RE: [SI-LIST] : 50 or 60 ohm impedance"
• Previous message: Greim, Michael: "RE: [SI-LIST] : layer stackup"
• Next in thread: Ingraham, Andrew: "RE: [SI-LIST] : PCI CLK trace length limit"
• Maybe reply: Ingraham, Andrew: "RE: [SI-LIST] : PCI CLK trace length limit"
• Maybe reply: Potwora, William (AZ75): "RE: [SI-LIST] : PCI CLK trace length limit"
• Maybe reply: Mike Saunders: "RE: [SI-LIST] : PCI CLK trace length limit"

I have a question regarding the specified PCI expansion board CLK trace
length.

Revision 2.2 of the PCI spec. paragraph 4.4.3.1 indicates that the limit is
2.5 in +/- 0.1 in.

Is the 0.1in tolerance correct? Is it necessary to verify the trace length,
including vias, for each design?

Bill Potwora

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: Moran, Brian P: "RE: [SI-LIST] : 50 or 60 ohm impedance"
• Previous message: Greim, Michael: "RE: [SI-LIST] : layer stackup"
• Next in thread: Ingraham, Andrew: "RE: [SI-LIST] : PCI CLK trace length limit"
• Maybe reply: Ingraham, Andrew: "RE: [SI-LIST] : PCI CLK trace length limit"
• Maybe reply: Potwora, William (AZ75): "RE: [SI-LIST] : PCI CLK trace length limit"
• Maybe reply: Mike Saunders: "RE: [SI-LIST] : PCI CLK trace length limit"

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:30:25 PDT