[SI-LIST] : Signal Integrity Experts - Open Job Position

About this list Date view Thread view Subject view Author view

From: Fender, DoreenX S (doreenx.s.fender@intel.com)
Date: Tue Sep 26 2000 - 13:26:14 PDT


        Dear SI experts,
        
        If you have high-speed digital signaling experience, here is the
opportunity to work on the forefront of technology!
        
        Intel's Folsom site is looking for several signal integrity experts
to join our Desktop Platforms Group.
        Be responsible for intra-chip signaling, at the system level, using
parallel and serial high-speed buses.
        
        Enjoy living in the beautiful California Sierra foothills at about
half the cost of other California high-tech cities!
        
        For immediate consideration, please send your confidential resume
to:
        doreenx.s.fender@intel.com
        Doreen Fender - Intel DPG - Engineering and Validation

        Full job description below:
        
        Signal Integrity Engineers - FOLSOM, California
        
        Responsibilities:
        
        Hardware Design Engineers needed with high-speed digital signaling
experience. You will work with the PC Platform and Chip Set design teams on
the absolute forefront of the technology to discover design solution space
using PC bus signaling knowledge and transmission lines. You will be a
member of a project team responsible for intra chip signaling, at the system
level, using parallel and serial high-speed buses. Design must consider the
total system signaling path -- I/O buffer, IC package, PC board and
connectors. Modeling and simulation must include the normal first order
effects (i.e., cross-talk, channel impedance, etc) and 2nd order effects
such as power delivery, SSO, and signal return path.
        
        Skills:
        Position requires BSEE degree and 5 years industry related
experience or Masters and 3 years experience. The individual must have
experience with analog modeling / simulation using I/O buffers and
transmissions lines. Expertise building models from transistor level and
conversion to behavioral models (IBIS or SPICE) for use in full system level
simulation is necessary. Must be familiar with simulation tools such as
HSPICE, Cadance (Spectraquest), Quad and/or Mentor ( Interconnectix) tools
to predict behavior of high speed PC bus interfaces. In depth, PC
architecture and PC systems knowledge is highly desired.
        
        For more information about Intel, visit our web site at
        www.intel.com.
Intel offers excellent compensation and
benefits that include employee profit sharing, stock
ownership plans, periodic paid sabbaticals and relocation
assistance.

Intel Corporation is an equal opportunity employer and fully
supports affirmative action practices. Intel also supports a
drug-free workplace and requires that all offers of
employment be contingent on satisfactory pre-employment drug
test results.

Intel and the Intel logo are registered trademarks of
Intel Corporation.

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:35 PDT