From: Dale Jenkins (email@example.com)
Date: Fri Jan 19 2001 - 05:37:27 PST
I would like any and all OPINION on the following PCB topography:
1. 4 layer, FR-4
top = signal, ground fill
inner = signal, ground fill
power = split DC power plane
bottom = signal, ground fill ( mostly ground )
2. RF Receive & Transmit <500MHz + PLL, dual IF conversion
3. We have partitioned off the top ground fill to
isolate each part of the circuit ( RF amp, IF VCO's, PLL, 2nd IF,
Base band ). We also have vias to ground surrounding each section.
The RF amp, VCO's, 1st IF amp, are shielded.
We did #3 to prevent noise from swamping out the RF signal path to
improve RX sensitivity. The noise seems to come from the PLL.
Does this approach make sense or have we missed the boat!
**** To unsubscribe from si-list or si-list-digest: send e-mail to
firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:30:39 PDT