From: Lynne Green ([email protected])
Date: Thu Oct 12 2000 - 13:49:47 PDT
The physics is the same, they just move the decimal point.
Seriously, many VLSI designers still give minimal consideration
to transmission line (inductance) effects, and even less on coupled
inductance. The lines tend to be lossy in the extreme (more RC and
Ccoupled than LC).
At ICCAD a couple of years ago there were some nice presentations
showing that including inductance could change timing significantly
on long clock nets and data buses, but had little effect on local routing
delays.
- Lynne
-----Original Message-----
From: [email protected]
[mailto:[email protected]]On Behalf Of Gary Mattingly
Sent: Monday, October 09, 2000 7:41 AM
To: [email protected]
Subject: [SI-LIST] : Question
Hello,
Does this list ever cover signal integrity
on chips as opposed to board-level signal
integrity? After watching the email over
the last two or three weeks, I do not immediately
remember seeing anything specifically oriented
toward just on-chip signal integrity, in which
I am primarily interested.
If not, is there another list that does?
Gary Mattingly
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:45 PDT