RE: [SI-LIST] : Why CML for high-speed interfaces?

About this list Date view Thread view Subject view Author view

From: Zabinski, Patrick J. (zabinski.patrick@mayo.edu)
Date: Mon Aug 21 2000 - 05:43:47 PDT


>
> Oops; another brain-cramp.
>
> In ECL, the total power dissipation would be:
>
> P = V^2 / R
> = (VCC-VTT)^2/Rterm
> = 2.0^2/50
> = 80 mW
>
> That's per single ended signal. For a diff pair,
> power would be 2 * 80 = 160 mW.
>
>

It must be too early for me this morning...

The current through the termination resistor
is (2.0 - 0.8)/50 = 24 mA for a high and
(2.0-1.8)/50 = 4 mA for a low. The average
current is (24 + 4)/2 = 13 mA.

So, the power dissipated by the resistor
and transistors is:

        <P> = (VCC-VTT) * <I>
          = 2.0 * 13mA
          = 26 mW (per side)

        or, 52 mW total.

Again:
        P(ECL) = 52 mW (nominal case)
        P(CML) = 40 mW (worst case)

So, P(ECL) > P(CML).

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:18 PDT