RE: [SI-LIST] : hold time dilemma

About this list Date view Thread view Subject view Author view

From: Aubrey_Sparkman@Dell.com
Date: Tue Aug 29 2000 - 13:02:23 PDT


Perhaps the easiest way to think about resolving the hold time dilemma is to
look at the difference in hold time on either end of a bi-dir bus. if the
Tco mins are equal, then you can skew the clock to half the hold time
difference to minimize the problem. If the Tco mins are different, and you
are lucky, the I/O with the long hold time will also have a larger Tco min.
Again you can benifit from half the difference. On the other hand, Murphy's
law may apply and the difference will be reversed which will cancel your
ability to skew the clocks.

Good Luck,

Aubrey Sparkman
Signal Integrity
Aubrey_Sparkman@Dell.com
(512) 723-3592

> -----Original Message-----
> From: Peterson, James F (FL51) [mailto:james.f.peterson@honeywell.com]
> Sent: Tuesday, August 29, 2000 1:21 PM
> To: Chris Hansen; Ingraham, Andrew; si-list@silab.eng.sun.com
> Subject: RE: [SI-LIST] : hold time dilemma
>
>
> EXACTLY RIGHT. It's a bi-dir bus that is not helped with a 1
> ns delay on one
> of the clocks.
> -jim
>
> -----Original Message-----
> From: Chris Hansen [mailto:chris.hansen@storlogic.com]
> Sent: Tuesday, August 29, 2000 1:58 PM
> To: Ingraham, Andrew; si-list@silab.eng.sun.com
> Subject: RE: [SI-LIST] : hold time dilemma
>
>
> Remember, this is probably a bidirectional bus, so delaying
> the SDRAM clock
> could have the bad effect of creating a hold time violation
> when driving
> from the processor.
>
>
> -----Original Message-----
> From: Ingraham, Andrew [mailto:Andrew.Ingraham@compaq.com]
> Sent: Tuesday, August 29, 2000 1:17 PM
> To: si-list@silab.eng.sun.com
> Subject: RE: [SI-LIST] : hold time dilemma
>
>
> > I have a synchronous ram with a tco (clk to valid out) of
> (1ns,3ns). I
> > have
> > a processor with a tHold of 1ns (min). Taking the min. tco
> for a hold time
> > analysis gives me 0ns of margin. Any clock skew at all
> between the ram and
> > the processor makes this fail timing analysis.
>
> Try delaying the clock to the SRAM by a nanosecond or so;
> it's less severe
> than the 5+ ns equivalent delay of inverting the clock.
>
>
>
> **** To unsubscribe from si-list or si-list-digest: send e-mail to
> majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
> si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
> si-list archives are accessible at http://www.qsl.net/wb6tpu
> ****
>
> **** To unsubscribe from si-list or si-list-digest: send e-mail to
> majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
> si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
> si-list archives are accessible at http://www.qsl.net/wb6tpu
> ****
>
> **** To unsubscribe from si-list or si-list-digest: send e-mail to
> majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
> si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
> si-list archives are accessible at http://www.qsl.net/wb6tpu
> ****
>
>



**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:23 PDT