Re: [SI-LIST] : Capacitor dielectric type

About this list Date view Thread view Subject view Author view

From: Doug Brooks (doug@eskimo.com)
Date: Fri Nov 17 2000 - 10:16:57 PST


TK,

There is a question re: whether you really want to "minimize" ESR. I call
your attention to an article on our web site that suggests optimum
performance may result from NOT minimizing ESR.

Go to http://www.ultracad.com

and look at the article on ESR and Bypass Caps.

Doug Brooks

>I'm trying to put multiple decoupling capacitos on my board mixing small and
>large values in order to minimize the ESL and ESR.
>What I'm wondering is when I use different types of dielectic for the
>capacitors. For instance, I'm going to use 0.022uF X7R type and 470pF of
>NPO type because NPO has the lowest ESR.
><clip>
>Thanks,
>TK

.
************************************************************
Doug Brooks' book "Electrical Engineering for the Non-Degreed
Engineer" is now available. See our web site for details.
.
Doug Brooks, President doug@eskimo.com
UltraCAD Design, Inc. http://www.ultracad.com

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:30:10 PDT