Re: [SI-LIST] : Logic/Board designer opportunities (delete if no interest)

About this list Date view Thread view Subject view Author view

From: thomas_lai@notes.teradyne.com
Date: Wed Feb 07 2001 - 08:16:45 PST


Hello all,

I don't know what the un-written rule for this page - if it has one. Is it
a forum for folks from employment agency 's job posting? Your inputs are
welcome.

-Tom Lai
Teradyne, Inc.

"Hank Zauderer" <hank@ocgrp.com>@silab.eng.sun.com on 02/07/2001 08:40:04
AM

Please respond to "Hank Zauderer" <hank@ocgrp.com>

Sent by: owner-si-list@silab.eng.sun.com

To: <si-list@silab.eng.sun.com>
cc:

Subject: [SI-LIST] : Logic/Board designer opportunities (delete if no
      interest)

We are assisting several local, profitable companies who urgently need
digital Board designers having the skills described below. Our need is for
12 of these people at the rate of at least 1/month; your forwarding this
message to a friend who seeks new opportunities is appreciated.

____________________

Client company position description

Hardware Design Engineer

Job Summary:
This position is for a mid - level, or senior - level individual
contributor
engineer for a hardware development organization. The candidate will
design, develop, verify, and deliver products / systems to production.

Specific Responsibilities:
Responsible for specification and design of hardware products in file
server, Networking, or Storage product lines; Will work with the product
teams including marketing, software development, manufacturing, and
customer
support, and other hardware engineers to design, develop, verify,
introduce,
and support the product for the customer. Will work in a project team to
accomplish product delivery.

Skills and Qualifications:
BSEE required, MSEE preferred, with 3-10 years of experience as a digital
design engineer required. Must have experience with schematic capture
tools. Experience with a focus on PC motherboard product development, or
embedded microprocessor development with Intel, Alpha, PPC, Sparc, MIPS, or
similar microprocessor families is preferred. The candidate will have
worked
on a team to deliver at least one product from concept to production. We
prefer experience with PCI IO subsystems including Fibre Channel arbitrated
loop and gigabit Ethernet technologies. We prefer the candidate to have an
understanding of digital signal integrity concepts and how to apply signal
integrity process to board level timing and printed circuit board layout.

A plus for consideration will be experience with high-availability computer
system or network system design. Understanding of firmware/diagnostics and
BIOS are also a plus.

Competencies:
Analytical, Detail Oriented, Organized, and a good communicator

Client Company locations:
Sunnyvale, CA; Fremont, CA; Santa Cruz, CA; and San Jose, CA

To respond:

E-mail resume, including detailed technical strengths and previous
accomplishments to:

hank@ocgrp.com

_____________________________ end

Hank Zauderer
President and Founder
Operational Consulting Group
Aptos, CA. 95003
-----------------------------------
(831) 662-0605

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:30:49 PDT