From: Fred Dehkordi (FredD@texasmicro.com)
Date: Tue Mar 07 2000 - 06:43:23 PST
I don't see that much of draw back. The only thing must be consider is the
control impedance of these signals routed on outer layer. Those signal were
routed in outer layer might get about 90 ohm control impedance and as far as
I remember, PCI signals impedance match about 50-80 ohm. This is still
possible by adding discrets to the circuitry and some smart engineering
Just a reminder, routing SCSI signals on outer layers are a good move
because these signals require about 100 ohm control impedance.
Communication Platforms Division
Tel : (713) 541-8200 Ext # 244
Email : email@example.com
> -----Original Message-----
> From: Alex Li [SMTP:firstname.lastname@example.org]
> Sent: Monday, March 06, 2000 8:36 PM
> To: 'email@example.com'
> Subject: [SI-LIST] : different 4-layer board Stack up (S-P-G-S) ?
> Recently I saw a 4-layer mother board with 100 Mhz 128-bit memory bus.
> This board has unusual signal-power-ground-signal stack up. I talked to
> one of their engineer for this kind of arrangement. They said since most
> PC motherboard has several power plane split and on the top level there
> are a lot of components with pads. they think if they route all the
> 128-bit memory bus on the back and put it close to ground plane, they have
> much routing area and this will help to keep the signals clean.
> This is kind of new idea to me, does anyone see any drawback by this
> arrangement ? Will this decrease the decoupling caps performance ?
**** To unsubscribe from si-list or si-list-digest: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:19 PDT