From: Robison Michael R CNIN ([email protected])
Date: Mon Apr 17 2000 - 13:13:01 PDT
hello,
i hope that i'm posting correctly here. i'm laying out a board and
thinking i'll have 9 layers:
sig
+5V
sig
sig
gnd
sig
sig
-15V
sig
this means my power and ground planes aren't adjacent, but at
least each signal is positioned next to a power/gnd plane. the
board is 11" by 11" and running ALS for some lowspeed memory
loading and memory access, and then a few F series chips to
run at 25MHz, with some of the fast stuff as board I/O.
any comments would be appreciated.
thank you, miker
**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:36:12 PDT