From: Yu Wang (email@example.com)
Date: Tue Mar 21 2000 - 07:42:43 PST
Hi, all experts there,
I am using Orcad(Ver.9.0) Layout plus to implement my
design in which more than 30 pieces SMT FIFOs(TQFP128)
and more than 70 pieces SMT 16 bit buffers and
latchs(TVSOP48) are used. So I have to lay more than
250 decoupling capacitors down and connect them to the
PWR and GND pins. It's a tough work. However, because
the layout and the connections of the capacitors for
each FIFO or for each TVSOP48 chip are same. Then I
think I can combine one FIFO and its capacitors
together and regard them as one unit. It will simplify
the job definitely. But I haven't found the tool
within Orcad to realize it. What I am doing is
creating a new layout pattern in which I use obstacle
to draw some of the footprints of the chip and all the
footprints of the capacitors and all the connections
just like the old Orcad layout library did. Right now,
it can work good because I can solder the capacitors
by hand. But, what I am worrying about is that in the
future when I send it to production, the capacitors
would not be assembled by machine. That will be a
So please, give any suggestions. Thanks a lot.
Yu Wang, Ph.D
U.T. MD Anderson Cancer Center
1100 Holcombe Blvd., Box 217
Houston, TX, 77030
Do You Yahoo!?
Talk to your friends online with Yahoo! Messenger.
**** To unsubscribe from si-list or si-list-digest: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:49 PDT