[SI-LIST] : PCB design rules for Ultra 2 SCSI SE / LVD differential lines.

Laurent BERNARD (l.s.bernard@usa.net)
Wed, 30 Sep 1998 14:22:07 +0200

Can someone analyse this problem with a field solver or point me
to a solver which could be downloaded. Any references, help are
welcome.

Remainder :

Differential Embeded micro-striplines :
/--|====|--\
--------------------- Component side

Core or Prepreg

------ ------
| L1 | | L2 |
------ ------

Core or Prepreg

--------------------- Ground Plane

Differential Dual striplines :
--------------------- Ground Plane

Core or Prepreg

------
| L1 |
------

Core or Prepreg

------
| L2 |
------

Core or Prepreg

--------------------- Ground Plane

Thank you very much for your help,

Best Regards,

Laurent BERNARD. MicroProcess Ingenierie
Ingenieur d'etudes / Design Engineer.

Tel : 33 (0)1 47 68 80 80 B.P. 87
Fax : 33 (0)1 47 88 97 85 97 bis, rue de Colombes
Email : mailto:lsbernard@chez.com 92405 COURBEVOIE Cedex
Web : http://www.microprocess.com FRANCE

**** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****