From: Yehuda D. Yizraeli ([email protected])
Date: Tue Mar 14 2000 - 09:24:35 PST
Hi,
I am trying to simulate a chip driving an SRAM and a flash memory. My chip
is modeled with its output buffer, a trace to the SDRAM (modeled as
transmition line), then the SDRAM is modeled with lumped capacitor, series
matching resistor, another transmition line and the flash chip.
1) Do I model it correctly?
2) Should I add to the loading chips the inductance of the package OR timing
simulation should use package load as capacitor only (for the driver chip I
had added package inductor and resistor).
3) Whats the appropriate transmition line model ishould use in HSPICE
4) Any other comments/suggestions?
thanks in advance, yehuda
-------------------------------------------------------------------
Yehuda D. Yizraeli
Zoran Microelectronics Ltd. E-mail : [email protected]
Advanced Technology Center Direct Tel: 972-4-85-45-795
P.O.B. 2495, Haifa 31204, Operator : 972-4-85-45-777
ISRAEL Cellular : 972-52-556-335
http://www.zoran.com Fax : 972-4-8-551-550
-------------------------------------------------------------------
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Problems are only opportunities in work clothes.
-- Henry J. Kaiser
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:35 PDT