Date: Fri Jun 02 2000 - 12:45:35 PDT
I'll second what Barry said, and add, most any bypassing scheme lends
itself to using buried capacitive layers. If you were to just add the
capacitive layers to your existing "power" planes, which may or may not
be in close proximity to the "ground" planes, you'd enjoy the added
capacitance value and probably some decrease in noise.
References will be provided if required.
> Date: 2 Jun 2000 10:22:40 -0700
> From: "Barry Ma" <firstname.lastname@example.org>
> Reply-To: "Barry Ma" <email@example.com>
> To: <firstname.lastname@example.org>
> Cc: <email@example.com>
> Subject: [SI-LIST] : Re: [SI-LIST] Bypassing of large fpga's
> I cannot understand what you said: "Thought about buried
capacitance, but our
> power plane scheme doesn't lend itself to that." ... I don't
think it's a good
> idea to separate the pwr and gnd planes. ...
> Barry Ma
> Why pay when you don't have to? Get AltaVista Free Internet
> **** To unsubscribe from si-list or si-list-digest: send e-mail
> firstname.lastname@example.org. In the BODY of message put:
> si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
> si-list archives are accessible at http://www.qsl.net/wb6tpu
---------End of Included Message----------
Tired of limited space on Yahoo and Hotmail?
Free 100 Meg email account available at http://www.dacafe.com
**** To unsubscribe from si-list or si-list-digest: send e-mail to
email@example.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:30 PST