[SI-LIST] : Re: [SI-LIST] Bypassing of large fpga's

From: Barry Ma ([email protected])
Date: Fri Jun 02 2000 - 10:22:40 PDT

• Next message: Doug McKean: "[SI-LIST] : Board Stackup - again ..."
• Previous message: skip rathbun: "Re: [SI-LIST] : Transmission Line Book"
• Next in thread: [email protected]: "Re: [SI-LIST] : Re: [SI-LIST] Bypassing of large fpga's"
• Maybe reply: [email protected]: "Re: [SI-LIST] : Re: [SI-LIST] Bypassing of large fpga's"

Bill,

I cannot understand what you said: "Thought about buried capacitance, but our power plane scheme doesn't lend itself to that." ... I don't think it's a good idea to separate the pwr and gnd planes. ...

Regards,
Barry Ma
[email protected]

_______________________________________________________________________

Why pay when you don't have to? Get AltaVista Free Internet Access now!
http://jump.altavista.com/freeaccess4.go

_______________________________________________________________________

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: Doug McKean: "[SI-LIST] : Board Stackup - again ..."
• Previous message: skip rathbun: "Re: [SI-LIST] : Transmission Line Book"
• Next in thread: [email protected]: "Re: [SI-LIST] : Re: [SI-LIST] Bypassing of large fpga's"
• Maybe reply: [email protected]: "Re: [SI-LIST] : Re: [SI-LIST] Bypassing of large fpga's"

This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:30 PST