Matt,
Your best bet is to use a TDR to take actual measurements
to create a model from. You will have to take measurements of
all pins in order to get a useful bounds on the min and max
parasitics.
regards,
scott
"Matt (boomer) Russell" wrote:
> Hi,
>
> anyone have any approximate figures for BGA test socket LRC values
> or how to model it.
>
> I am trying to get info from the socket vendor, but all I seem
> to be able to get is contact resistance and mechanical info.
>
> matt
-- Scott McMorrow Principal Engineer SiQual, Signal Quality Engineering 18735 SW Boones Ferry Road Tualatin, OR 97062-3090 (503) 885-1231 http://www.siqual.com
--------------B5F8B8CBE1342AC809D1E7B0 Content-Type: text/x-vcard; charset=us-ascii; name="scott.vcf" Content-Transfer-Encoding: 7bit Content-Description: Card for Scott McMorrow Content-Disposition: attachment; filename="scott.vcf"
begin:vcard n:McMorrow;Scott tel;work:503-708-4320 x-mozilla-html:FALSE url:www.siqual.com org:SiQual, Signal Quality Engineering adr:;;18735 SW Boones Ferry Road;Tualatin ;OR;97062-3090;USA version:2.1 email;internet:[email protected] title:Principal Engineer note:asdfsdaf fn:Scott McMorrow end:vcard
--------------B5F8B8CBE1342AC809D1E7B0--
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****