Re: [SI-LIST] : Methods to introduce noise in power planes

About this list Date view Thread view Subject view Author view

From: Ray Anderson (Raymond.Anderson@Sun.COM)
Date: Mon Apr 16 2001 - 12:34:01 PDT


Although there are several ways of doing this, one method which we
use in our lab and have had really good results with is to utilize
a commercial broadband bias tee to inject the noise.

Feed the DC power to your system through the tee's RF choke. Inject
your desired noise into the system via the capacitively coupled port.

We've also tried building up ferrite transformers etc. to try to
match the 'noise' to the ultra low impedance of the boards power
distribution system but found the bias tee method works much better.

Ray Anderson
Sun Microsystems Inc.

>Hello All.
>I have a test board, which has clock drivers and SERDES on it. I want to
>observe the effect of power supply noise on the performance of SERDES
>and the jitter on the clock driver output. For that, I would like to
>introduce noise in the power planes. Can any body suggest how I could do
>that?
>
>Thanks and regards
>Sunil Kumar

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:35 PDT