[SI-LIST] : Methods to introduce noise in power planes

About this list Date view Thread view Subject view Author view

From: sunilb@dacafe.com
Date: Mon Apr 16 2001 - 07:55:51 PDT


Hello All.
I have a test board, which has clock drivers and SERDES on it. I want to
observe the effect of power supply noise on the performance of SERDES
and the jitter on the clock driver output. For that, I would like to
introduce noise in the power planes. Can any body suggest how I could do
that?

Thanks and regards
Sunil Kumar
Centre for Development of Telematics (C-DOT)
71/1 Millers Road
Bangalore
INDIA

email: sunilb@cdotb.ernet.im
sunilb@dacafe.com
_____________________________________________________________
Tired of limited space on Yahoo and Hotmail?
Free 100 Meg email account available at http://www.dacafe.com

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:35 PDT