From: George Borkowicz (firstname.lastname@example.org)
Date: Mon Jun 12 2000 - 07:02:20 PDT
Long before you and me and IBIS Intel (Arpad Muranyi I believe) came up
with the behavioral model of the 5V PCI spec. To these days the model and
the template are included as a sample in HSpice suite. Well, now that
HSpice supports IBIS (for better or worse) and other people here do not
use HSpice it seemed a good idea to recreate this effort in IBIS. And
so was done.
Now the issue. All flavors of PCI spec seem to specify one minimum
clamp limit roughly as a 15 ohm resistor offset by .625 V. This size
is supposed to fit all (weak and strong). It probably does so on the
short, slotted buses ("speedway" they were called) but not so on the
long stub-less runs which happen to be the reality of clusters of large
ASICs and multi-board systems("subway" was the name). If one applies
such a clamp with anything but the weakest driver one usually ends up
with the broken bus. To damp the reflections, systems with strong drivers
must rely on the clamps to do the job. So to be realistic, in the spec
I need to associate stronger clamps with strong (and typical) buffer.
Short of using an ideal diode does anyone has an idea what would
be a good resistance number here?
**** To unsubscribe from si-list or si-list-digest: send e-mail to
email@example.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:34 PST