From: [email protected]
Date: Thu Nov 04 1999 - 04:43:56 PST
In a message dated 11/3/99 8:24:16 PM Central Standard Time,
[email protected] writes:
> If you have the option to add inductance in the power and ground
connections
> to the chip
> this will slow up the edges and reduce EMI. With a 50 MHz signal it
looks
> like the
> edges could be slowed quite a bit without effecting performance. Good
luck.
>
I'm really hesitant to try this, some time ago I did an experiment to see if
impedance in the power/ground leads made much difference for EMC. I found
that any impedance in the ground or the power pins caused all I/O lines to be
modulated by switching noise from inside the IC. I can't afford this to
happen.
Best regards,
Derek.
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****
This archive was generated by hypermail 2b29 : Tue Feb 29 2000 - 11:39:35 PST