[SI-LIST] : ground bounce evaluation ??

From: [email protected]
Date: Mon Jan 22 2001 - 21:47:35 PST

• Next message: Ajit Madhekar: "Re: [SI-LIST] : Number of power pads for a chip, looking for rule of thumb."
• Previous message: Ingraham, Andrew: "RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??"

hello all !

i have some confusion regarding how to evaluate the ground bounce for a
3.3V CMOS output buffer-
* i think it is important to not only reduce the max ground bounce
amplitude but also consider the spike width(time duration). but what is
the acceptable "spike volt-width product"(as i would prefer to coin it
as).
so is there any such parameter whereby a ground bounce spike of higher
value but of short duration(width) is tolerable?

*what is the most basic criterion that limits the peak of ground bounce-
is it simply the noise reflected on a quiet output with same dirty GND or
the Vil(max) of an input buffer if it shares the same dirty ground.

ADEEL AHMAD
Associate Design Engineer
STMicroelecronics Ltd,INDIA
email- [email protected]

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: Ajit Madhekar: "Re: [SI-LIST] : Number of power pads for a chip, looking for rule of thumb."
• Previous message: Ingraham, Andrew: "RE: [SI-LIST] : Decoupling between non-ground power rails, yes or no??"

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:30:42 PDT