From: Ron Miller ([email protected])
Date: Thu Oct 12 2000 - 08:48:48 PDT
Try 85 ps per inch one way for FR4.
which is closer to 6 inches per ns.
Ron Miller
> -----Original Message-----
> From: JNH
> Sent: Wednesday, October 11, 2000 4:59 PM
> To: Doug Hopperstad
> Cc: [email protected]
> Subject: RE: [SI-LIST] : RE: PCI routing rules
>
> Doug,
> Based on rule of thumb, the propagation delay of PCB is about 4 inch/ns including loading, the round trip propagation delay for PCI speedway has to be 10ns. Therefore, the maximum trace length for PCI is 4 inch/ns x 10ns / 2 = 20 inch.
>
> I hope it helps to you.
>
> Best Regards,
>
> John Lin
> Quanta Computer Inc.,Taiwan, R.O.C.
> Email: [email protected]
> Tel: 886+3+3979000 ext. 5183
>
>
> -----Original Message-----
> From: Doug Hopperstad [ <mailto:[email protected]>]
> Sent: Thursday, October 12, 2000 3:18 AM
> To: '[email protected]'
> Subject: [SI-LIST] : RE: PCI routing rules
>
>
> Does anyone have any information on PCI routing rules. I am trying to
> determine the maximum trace length between PCI devices and have been
> struggling with the 10nS time margin. Is there a formula to determine the
> maximum trace length between PCI devices?
>
> Doug Hopperstad
> QLogic Corporation
> [email protected]
>
>
>
>
> **** To unsubscribe from si-list or si-list-digest: send e-mail to
> [email protected]. In the BODY of message put: UNSUBSCRIBE
> si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
> si-list archives are accessible at <http://www.qsl.net/wb6tpu>
> ****
>
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:44 PDT