[SI-LIST] : JOB OPENING: Intel - DuPont, WA

About this list Date view Thread view Subject view Author view

From: Bermensolo, Todd L (todd.l.bermensolo@intel.com)
Date: Wed Jun 07 2000 - 17:52:39 PDT


SIGNAL INTEGRITY JOB DESCRIPTION:
The Server Products Division is seeking signal integrity engineers to join
the board development group
to design state-of-the-art high-speed IA32 and IA64 system for the high end
server marketplace. The
successful candidate will interface between the chip designers, board design
engineers and system design engineers.

The position entails system level design along with component level
analysis.
On a system level, this individual will provide routing rules and board
stackups
that meet timing and noise requirements. For components, to help in the
selection of
board technology, off-board electrical interconnections, and chip-level
technology (I/O's, clock distribution, packages).

During the design phase, to perform necessary timing and noise analysis
using
transmission line theory, field solvers, Spice and behavioral modeling.
In the development phase, to perform measurements using high-speed scopes,
TDRs and jitter analyzers to
verify operation and validate design assumptions. This individual will be
responsible for verifying
that all signal integrity performance of the designs meet specification and
as such
will be responsible for developing and executing signal integrity evaluation
plans.

Effective presentation skills as well as verbal and written communications
skills are a must.

REQUIREMENTS:

Familiarity with at least one signal simulation tool such as Quad, CSE,
xSPICE,
ICX, or SpectraQuest required. A thorough understanding of signal integrity
issues,
including transmission line theory and device modeling, required.
Familiarity with
Intel server architecture, board/backplane design, fabrication methods and
tools a plus.
MS/BS in electrical engineering or physics, with a minimum of 2 years of
applicable
experience. This engineer should understand the techniques necessary to
design and
analyze I/O circuit, system timing, signal integrity and transmission
line effects, power distribution and electromagnetic compatibility.
         
Location is DuPont, Washington. The South Puget sound area offers both
rural country settings of Lacy and Olympia along with the big cities of
Seattle and Tacoma.

                 
CONTACT:

For immediate consideration please send your resume to the following:

Todd Bermensolo
todd.l.bermensolo@intel.com

For more information about Intel, visit our web site at
www.intel.com. Intel offers excellent compensation and
benefits that include employee profit sharing, stock
ownership plans, periodic paid sabbaticals and relocation
assistance.

Intel Corporation is an equal opportunity employer and fully
supports affirmative action practices. Intel also supports a
drug-free workplace and requires that all offers of
employment be contingent on satisfactory pre-employment drug
test results. MUST HAVE PERMANENT LEGAL RIGHT TO WORK IN THE
U.S. Intel and the Intel logo are registered trademarks of
Intel Corporation.

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:32 PST