From: Marc Rich (Marc_Rich@notes.teradyne.com)
Date: Wed May 24 2000 - 14:02:55 PDT
My Signal Integrity and PCB Engineering group has an opening for an experienced
signal integrity engineer.
Teradyne does research, design, and development of high-performance
systems. We are currently developing systems for testing VLSI devices operating
1 - 2 GHz range. We need to provide timing measurement accuracy in the <100 Ps
and voltage measurement accuracy in the mV range, so signal integrity is key to
Teradyne is a well-established and highly successful company, with record sales
and profits both
last year and in the current quarter. The VLSI Test Division is in Agoura
Hills, CA,, located between
Los Angeles and Santa Barbara.
Here is the job description:
- Perform signal integrity analyses for high speed signals including timing,
bounce, and power quality.
- Design and develop technology for printed circuit boards, connectors, back
planes, cables and
- Create reference guidelines and designs, and develop termination strategies.
- Work with ASIC designers on I/O driver requirements, interface timing and
- Design prototype test boards for correlating with simulation data.
- Measure crosstalk, ground bounce, and reflections at component, board and
- Review designs for EMC compliance.
- BS, MS, or PhD in EE, with at least 5 years experience in signal integrity.
- Skill in SI modelling, field solver and other simulation tools, such as
HSPICE, IBIS models,
XTK, Speed97, etc.
- Skill in UNIX and Windows.
- Skill in layout and schematic entry tools such as Allegro and Concept.
- Skill in TDR and VNA measurement techniques, spectrum analyzers, and other lab
- Experience with high performance I/O technologies such as SSTL and LVDS.
- Experience characterizing parts and boards in a lab environment.
- Knowledge of signal integrity issues such as: ground bounce, noise margins,
matching, transmission lines, cross talk, and bypassing.
- Good communications skills.
- Experience in ATE is a plus.
Please contact me directly if you are interested in this position.
Marc Rich, PhD
Hardware Engineering Manager
VLSI Test Division
30801 Agoura Road
Agoura Hills, CA 91301
**** To unsubscribe from si-list or si-list-digest: send e-mail to
firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:28 PST