From: Todd Westerhoff ([email protected])
Date: Tue Oct 10 2000 - 10:46:27 PDT
We've been going though a number of device data sheets and noticed a few
things that puzzled us. I didn't find a suitable thread in the archives, so
I thought I'd ask for comment:
Concerning HSTL (JEDEC EIA/JESD8-6):
The standard specifies that the technology is "VDD independent" (makes
sense, as long as the output buffers are properly designed), and that VDDQ
supply should be in the range of 1.4 to 1.6 volts.
Why then, are some vendors supplying parts that call for a 1.8 volt VDDQ
supply and calling them HSTL?
Concerning SSTL_2 (JEDEC EIA/JESD8-9):
Section 2.1 (Voltage Levels), Note 1 states that "under all conditions, VDDQ
must be less than or equal to VDD".
Does anyone know the reasoning behind this? Why should the value of VDD
matter, as long as the output buffers are designed correctly?
And, of course - back to actual practice - if the spec if true, why are
vendors supplying parts calling for a 1.8 volt VDD and 2.5 volt VDDQ?
Thoughts and insights are greatly appeciated.
Principal Signal Integrity Engineer
5 Federal Way
Billerica, MA 01821
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected] In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:42 PDT