[SI-LIST] : 133 SDRAM guidelines

From: Ken Egan ([email protected])
Date: Wed Oct 04 2000 - 14:30:58 PDT

• Next message: Won Chang: "RE: [SI-LIST] : Current flow limit for wire bonding"
• Previous message: Ray Anderson: "RE: [SI-LIST] : Multi-Threaded HSpice"
• Next in thread: [email protected]: "RE: [SI-LIST] : 133 SDRAM guidelines"
• Maybe reply: [email protected]: "RE: [SI-LIST] : 133 SDRAM guidelines"

Just wondering if there was any kind of guideline for motherboard designs
for 133 MHz SDRAM,i.e. circuit topologies , maximum trace lenght from memory
controller to DIMM's...

Thanks

Ken Egan

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: Won Chang: "RE: [SI-LIST] : Current flow limit for wire bonding"
• Previous message: Ray Anderson: "RE: [SI-LIST] : Multi-Threaded HSpice"
• Next in thread: [email protected]: "RE: [SI-LIST] : 133 SDRAM guidelines"
• Maybe reply: [email protected]: "RE: [SI-LIST] : 133 SDRAM guidelines"

This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:39 PDT