From: Ken Egan ([email protected])
Date: Sat Aug 26 2000 - 12:31:38 PDT
I'm relatively new to si, but not HSpice. I'm rather confused on how to
accurately simulate
a simple signal.
I've got an IBIS model for the driver/reciever pair.
network looks like this....
|\ |\
| \ 1" 4" 1" | \
| /------- TL--------R--L-------TL_-------R--L--------TL---------| /
|/ (R) | | | | |/
C C C C
| | | | <----- this mess is a
connector model
GND GND GND GND
No matter the series termination, this resultant signal looks like sh***.
( no the rs is not shown above ).
Basically, I'm trying out the circuit shown in Intel's Low-Power Module
Memory Bus Simulation Methodology.
Thanks,
Ken
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Tue May 08 2001 - 14:29:21 PDT