From: David Haedge ([email protected])
Date: Fri Aug 11 2000 - 07:32:59 PDT
Dear SIer's
Thanks to all for the response on this topic. It is much appreciated.
I am sitting here with a piece of paper and a transparency with
the rising and falling edges drawn on them as suggested by Scott
and have noticed something peculiar. Assuming that we are using
1.2 V as the offset voltage and 1.025 V and 1.375 V as the high and
low voltages, when the skew gets large enough, both sides of the
100 ohm termination resistor at the receiver are at the same
voltage for some time (until the other edge comes along.)
I looked at the LVDS spec and it states that the receiver differential
threshold is 100mV. If the receiver differential voltage is sitting
at 0mV for any length of time, what is the output state?
Is anybody familiar with the inner workings of these inputs?
Some of the responses so far indicate that the input will indeed
switch when the other side changes, but what are the ramifications
of the receiver input being at 0 mV for any amount of time?
David Haedge
Raytheon
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:51:00 PST