RE: [SI-LIST] : PLL clock buffer chips and the feedback loop

About this list Date view Thread view Subject view Author view

From: Peters, Stephen ([email protected])
Date: Thu Apr 06 2000 - 14:16:21 PDT

Hi andy, you wrote:


>Anyways, a data sheet for the IDT74FCT807CT tells me that the max skew
>between outputs is 250 ps - nearly the same as the output skew of the TI
>CDCF2509 PLL part! I just wish it had twelve outputs instead of ten,
although I'm sure I can find something that'll work.

I've been following this thread off and on, mostly becasuse I'm involved
doing the same exact type of design -- distributing clocks to an FPGA and
banks of SRAM using RoboClock. If your clock driver is short of outputs,
and your FPGA is from the Xilinx Virtex family, one option is to drive the
SRAMS clocks from the FPGA using a DLL clock mirror. The technique is
described in the Xilinx app notes. Depending on the number of outputs
required, I've acheived 350ps of skew between the clock at the FPGA input
and the clock(s) at the SRAMS.

Just a thought.

   Stephen Peters
   Intel Corp.

**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at

About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:36:05 PDT