Re: [SI-LIST] : trace width for clock routing- wider/narrower?

About this list Date view Thread view Subject view Author view

From: S. Weir ([email protected])
Date: Sun Mar 12 2000 - 17:29:08 PST


John,

Assuming stripline or microstrip construction, set the trace width to get
the required impedance and set the spacing to get the required crosstalk
isolation. The amount of attenuation for a given amount of spacing
required depends largely on the height to the nearest reflection plane, and
the parallelism to other traces. If 5/10 gives you 50 ohms, then 5/25 will
give roughly 6X the attenuation for any amount of parallelism beyond the
critical length that 5/10 gives you and still maintain 50 ohms.

The above does not hold true if you are using coplanar waveguide. There
were various discussions of CPW characteristics on this thread about a
month ago.

Regards,

Steve.
At 09:04 AM 3/13/2000 +0800, you wrote:

>Dear All SI experts,
>
>For clock routing, does wider trace width have more advantage than
>narrower one ,in term of better electrical properties, under the condition
>of same trace to space ratio and good match in impedance with source
>terminators?
>
>For example, 5 mils trace width with 10 mils trace spacing versus 10mils
>trace width with 20 mils trace spacing.
>
>Thank you for your helps in advance.
>
>John Lin
>SI Engineer
>Quanta Computer Inc.,Taiwan, R.O.C.
>Email: [email protected]
>Tel: 886+3+3979000 ext. 5183

**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:32 PDT