From: ªL´Â·× ([email protected])
Date: Fri Feb 11 2000 - 00:21:51 PST
Dear Dirk,
Naturally, synchronized circuit is good in immunity of noise, including the
non-monotonic on transient edges, rising or falling, as long as the setup
time and hold time of signal are met.
However, Non-monotonic edges, caused by reflection of
signal, may generate high frequency noise and create EMI, crosstalk, ground
bounce, and ISI problems. Those will degrade system noise margins.
John Lin
SI Engineer
Quanta Computer Inc.,Taiwan, R.O.C.
Email: [email protected]
Tel: 886+3+3979000 ext. 5183
-----Original Message-----
From: Netzler Dirk [mailto:[email protected]]
Sent: Friday, February 11, 2000 3:02 PM
To: '[email protected]'
Subject: [SI-LIST] : montonic signals at SDRAM-, SSRAM- and
FEPROM-adress inputs
Hello All,
every time I have to design memory buses I wonder wether signals at adress
inputs
of synchronous memory chips (SDRAM, SSRAM) ) must have monotonic edges or
not.
If yes, can anybody give me an explanation for that ?
And what's about FEPROMs ? Okay, the control signals (e.g. WE,OE) need to be
monotonic.
But what's about the adress inputs ? Should they be monotonic, too ? I don't
find reasons for that.
What are your experiences ?
Best regards
Dirk Netzler
Siemens AG
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE si-list
or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:03 PDT