**From:** Larry Smith (*[email protected]*)

**Date:** Wed Jan 05 2000 - 12:19:33 PST

**Next message:**Hank Zauderer: "[SI-LIST] : Update on SI manager position..."**Previous message:**Adrian Shiner: "Re: [SI-LIST] : Chassis hole opening and frequencies"**Next in thread:**D. C. Sessions: "Re: [SI-LIST] : low ESR decoupling capacitors"**Reply:**D. C. Sessions: "Re: [SI-LIST] : low ESR decoupling capacitors"**Maybe reply:**Larry Smith: "Re: [SI-LIST] : low ESR decoupling capacitors"**Maybe reply:**[email protected]: "RE: [SI-LIST] : low ESR decoupling capacitors"

Doug - I am changing the thread title to better reflect the subject.

We need to take a look at inductance, resistance and capacitance

to determine the impedance of a capacitor at 200 MHz. If you follow

this through, you will see the great value of low ESR capacitors.

Inductance is probably the most important parameter of a decoupling

capacitor. You have correctly calculated the inductive reactance of a

typical capacitor at 200 MHz if it is mounted on 5 nH pads. But with

careful pad and via design, we routinely reduce the mounted loop

inductance of 0805 size capacitors to less than 1 nH. One nH gives us

1.26 Ohms of inductive reactance at 200 MHz.

But, suppose we mount a 633pF capacitor with 100mOhms ESR on that 1 nH

pad. It forms a nice series RLC circuit that has a minimum impedance

at frequency 1/(2pi*sqrt(LC)) = 200 MHz. The impedance is:

R + jwL + 1/jwC

= 100m + j 1.26 - j 1.26

= 100mOhm

By using a low ESR capacitor, we have presented an impedance to the

power distribution system that is 1/10 of the impedance from the

inductance.

This is an extremely powerful concept. With low inductance mounting

pads and low ESR capacitors, it is possible to build a high performance

power distribution system with a fraction of the capacitors you might

have thought you needed. You just have to carefully pick the

capacitance value, carefully design the pads, and have a source of low

ESR caps. THE LOWER, the BETTER!

We are designing power distribution systems with target impedances that

are less than 10 mOhms. Typical NPO and X7R capacitors in the 470 pF

to 10 nF range have ESR greater than 100mOhms. We could use capacitors

that have 1/10 the ESR of today's caps. We could reduce the number of

capacitors cluttering up or boards from hundreds to tens. If we only

had lower ESR caps...

We do not sprinkle in capacitors like salt and pepper but rather have a

very deliberate design methodology. It is documented in the IEEE Journal

Transactions on Advance Packaging, Aug 1999, Vol 22, Number 3. The

paper gives much more details on power distribution and decoupling

capacitors than I can give in this space. A soft copy is available at:

http://www.qsl.net/wb6tpu/si_documents/docs.html

Parallel capacitor resonance is definitely an issue. You must have a

methodology that avoids the parallel resonance if you are going to use

low ESR capacitors. You must carefully design the power plane stackup.

Placement is critical for capacitors that resonate at a frequency where

the dimensions of the board become significant. But fortunately,

software tools will soon become available in the public domain to help

us do all of this.

Now, all we need is low ESR caps.

BTW, I really like your time domain method of measuring capacitor

parameters. You won't get any information about mounted inductance

from this measurement, but capacitance, ESR and fixture inductance

determine the shape of the observed waveform. Is there some reason

why you use a 100 Ohm resistor to inject energy into the cap? A 50

Ohm resistor might better terminate the transmission line and avoid

transmission line resonance issues in the measurement.

regards,

Larry Smith

Sun Microsystems

*> Hi All,
*

*>
*

*> I just did a "back of the envelope" (literally) calculation assuming a
*

*> capacitor with 5 nH of inductance. At 200 MHz we get an inductive
*

*> reactance of:
*

*>
*

*> 2pi*200*(10**6)*5*10**-9 ~ 6 Ohms!
*

*>
*

*> I am sure many of us have seen the charts of impedance of bypass
*

*> capacitors and as the calculation above shows, inductive reactance
*

*> dominates at today's high frequencies. Given this it would seem
*

*> reasonable to design a capacitor with ESR of a few Ohms if high
*

*> frequency performance (read that as low ringing) is what is necessary.
*

*> The capacitor's total impedance will be only slightly effected. If you
*

*> are depending on the capacitor furnishing big slugs of current in the
*

*> 10 MHz range, then ESR should be as low as possible.
*

*>
*

*> The net result to me is that ESR should be designed into (or out of)
*

*> the bypass caps depending on what your requiements are. We tend to
*

*> sprinkle bypass caps on boards like salt and pepper. They probably
*

*> deserve more thought that we sometimes give them.
*

*>
*

*> I would like to see some postings on bypass capacitor criteria that
*

*> people use in everyday work.
*

*>
*

*> Here is a quick way of measuring ESR, capacitance, and inductance of a
*

*> capacitor. Connect a 5 V logic pulse generator through 100 Ohms to the
*

*> resistor. Keep all leads shorter than 1/2 cm. I do this by putting a
*

*> 100 Ohm carbon comp 1/2 watt resistor into a BNC female jack with one
*

*> lead clipped so the body fully inserts into the jack. I then solder the
*

*> capacitor to the exposed end of the resistor whose lead is clipped to a
*

*> stub. The other end of the cap solders to the BNC shell. The generator
*

*> should have a 1 to 2 ns risetime. Give the capacitor one pulse while
*

*> looking at the first few tens of mv of the exponential rise. You will
*

*> see a peak, an offset, and an upward slope. The peak is from e =
*

*> L*di/dt, the offset from ESR, and the slope from the capacitance. It is
*

*> pretty easy to calculate these parameters from the scope screen. Probe
*

*> quality is very important so do not use one with a capacitive input
*

*> impedance, a probe built from a 1000 Ohm resistor and a piece of coax
*

*> will work well.
*

*>
*

*> Here is my attempt at an ASCII diagram of the scope waveform:
*

*>
*

*> -- slope gives capacitance from i = c*dv/dt
*

*> --
*

*> / -- --------
*

*> / \ -- e=Ldi*dt
*

*> / \ --
*

*> / -- ----- --------
*

*> -------/ ----- ESR
*

*>
*

*> When paralleling capacitors (large and small ones for greater
*

*> bandwidth), this method will alert you if the small one is resonating
*

*> with the inductance of the large one.
*

*>
*

*>
*

*>
*

*> Doug
*

*>
*

*> Larry Smith wrote:
*

*>
*

*> > Andrew Phillips wrote:
*

*> > > I would be interested to hear other people's favourite 'Screwy SI
*

*> > > Concept' - why its screwy and why you think it has hung around in the
*

*> > > literature confusing everybody.
*

*> >
*

*> > I nominate "Extremely low series resistance is important in a bypass
*

*> > capacitor."
*

*> >
*

*> > Once you launch a transient into a power distribution system, it
*

*> > has to be dissipated by something. A little series resistance
*

*> > can be a good thing.
*

*>
*

*> Whooaa... I'll take issue with that one. If you give me a set of high
*

*> frequency X7R and NPO ceramic capacitors with half of the ESR, I will
*

*> build you a power distribution system with half of the number of
*

*> decoupling capacitors. The number of capacitors required is inversly
*

*> proportional to the ESR.
*

*>
*

*> One of our typical products might have 200 decoupling capacitors on one
*

*> power rail in order to provide clean transient power up to several
*

*> hundred MHz to 70 watt processors. I can cut that number to 100 if I
*

*> have capacitors with half the ESR. That saves precious board area,
*

*> wiring congestion and cost.
*

*>
*

*> Sorry, I cannot second that nomination. In fact, I am doing everything
*

*> I can to convince capacitor vendors to offer low ESR ceramic
*

*> capcitors.
*

*>
*

*> regards,
*

*> Larry Smith
*

*> Sun Microsystems
*

*>
*

*> **** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list,
*

for

*> more help, put HELP.
*

*> si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list
*

*> ****
*

*>
*

*> --
*

*> --------------------------------------------------------------------
*

*> ___ _ Doug Smith
*

*> \ / ) Manager EMC Development & Test
*

*> ========= Auspex Systems
*

*> _ / \ / \ _ 2300 Central Expressway
*

*> / /\ \ ] / /\ \ Santa Clara, CA 95050-2516
*

*> | q-----( ) | o | Phone/FAX: 408-566-2157/2020
*

*> \ _ / ] \ _ / Email: [email protected]
*

*> --------------------------------------------------------------------
*

*> **** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list,
*

for

*> more help, put HELP. si-list archives are accessible at
*

*> http://www.qsl.net/wb6tpu/si-list ****
*

*>
*

*> ------------- End Forwarded Message -------------
*

*>
*

**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.

si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list

****

**Next message:**Hank Zauderer: "[SI-LIST] : Update on SI manager position..."**Previous message:**Adrian Shiner: "Re: [SI-LIST] : Chassis hole opening and frequencies"**Next in thread:**D. C. Sessions: "Re: [SI-LIST] : low ESR decoupling capacitors"**Reply:**D. C. Sessions: "Re: [SI-LIST] : low ESR decoupling capacitors"**Maybe reply:**Larry Smith: "Re: [SI-LIST] : low ESR decoupling capacitors"**Maybe reply:**[email protected]: "RE: [SI-LIST] : low ESR decoupling capacitors"

*
This archive was generated by hypermail 2b29
: Thu Apr 20 2000 - 11:34:26 PDT
*