From: Vukic, Mladenko ([email protected])
Date: Fri Nov 12 1999 - 16:23:53 PST
you should try to create a topspec. Something like this
TOPSPEC BLA
NODE CAP 1 TYPE CAP_PAR
SERIES RES 1 TYPE RES_VAL
ENDTOPSPEC
Mladenko Vukic
PMD-PPD
Intel Corp.
-----Original Message-----
From: Phares, Charles [mailto:[email protected]]
Sent: Friday, November 12, 1999 3:34 PM
To: [email protected]
Subject: [SI-LIST] : Assistance with Quad model..
quad users,
I am trying to create a model to use in quad to approximate the "on"
resistance and pin capacitance of essentially a cmos transmission gate.
ascii schematically it looks like:
in -------------/\/\/\/\/\/\----------------out
| r
|
= = = c
|
|
gnd
I was hoping that it would be as simple as putting the following
statements
in a model file:
MODEL R_1
PIN 1 TYPE RES_VAL TO PIN 2
PIN 1 TYPE CAP_PAR
END_MODEL
LOADSPEC RES_VAL
REFF: 10
LOADSPEC CAP_PAR
CEFF: 3.5
But, unfortunately, the TOP file only reads the series resistance
parameter
and leaves out the cap. I guess it just doesn't like the dual pin
definition. It doesn't give me an error though.
Can anyone think of a slick way to make this model, using TOPSPEC or
something like that?
Thanks,
Charles Phares
**** To unsubscribe from si-list: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list, for more help, put HELP. si-list archives are accessible at
http://www.qsl.net/wb6tpu/si-list ****
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****
This archive was generated by hypermail 2b29 : Tue Feb 29 2000 - 11:39:47 PST