From: Mike Jenkins ([email protected])
Date: Fri Nov 19 1999 - 18:07:41 PST
David,
One thing to remember about gate oxide capacitance -- the bottom
plate of the capacitor is the FET channel which is fairly resistive.
So, especially for caps formed from relatively long devices, there
can be substantial ESR. This effect does not show up in SPICE
models using MOS devices with shorted drain and source. Capacitors
made of shorter channel devices have lower series resistance, but
they're less area efficient.
Regards,
Mike
-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Mike Jenkins Phone: 408.433.7901 _____ LSI Logic Corp, ms/G715 Fax: 408.433.7461 LSI|LOGIC| (R) 1525 McCarthy Blvd. mailto:[email protected] | | Milpitas, CA 95035 http://www.lsilogic.com |_____| ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****
This archive was generated by hypermail 2b29 : Tue Feb 29 2000 - 11:39:01 PST