[SI-LIST] : Clock skew

[email protected]
Sun, 8 Nov 1998 11:59:05 +0200

to avoiding clock skew between the clocks in my board, I connect eqaul
traces to all branches, to do so I tunning the trace with square (45
degres) loops
like that : _____/---\__/----\__/----\_______load.

1. do you think have any problem with this configuration ?
2. what is a resonanble skew between clocks ?

Best Regards
Shimon turgeman

**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****