[SI-LIST] : Crosstlak in ultra high speed pcb

Yeap Swee Cheong ([email protected])
Thu, 10 Sep 1998 01:14:17 +0800

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: Chris Knapton: "RE: [SI-LIST] : Trace impedance"
Previous message: Abe Riazi: "[SI-LIST] : IBIS Model Verification"

Currently I'm doing some research on ultra high speed pcb (above 1 GHZ),
particularly on crosstalk. Can anyone give me some suggestion how to
continue and what is the major problem when the speed of the pcb go
above 1GHz? And can anyone suggest some simulation tools to help out my
research

Your responds will be very much appreciated. Thanks.

regards,
sweech

**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****

Next message: Chris Knapton: "RE: [SI-LIST] : Trace impedance"
Previous message: Abe Riazi: "[SI-LIST] : IBIS Model Verification"