Re: [SI-LIST] : Worst case VI curve for PCI spec a reality?

Scott McMorrow ([email protected])
Mon, 20 Apr 1998 14:53:07 -0700

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: Greg Edlund: "[SI-LIST] : update on measuring CMOS Cin with HP4275A"
Previous message: Rick Jones: "RE : [SI-LIST] : Need your comments in selection of SI simula"
Maybe in reply to: McCormick, Robert: "[SI-LIST] : Worst case VI curve for PCI spec a reality?"
Next in thread: D. C. Sessions: "Re: [SI-LIST] : Worst case VI curve for PCI spec a reality?"

> Basically,
> Intel snarched it when they blew off the tolerant condition with a
> one-liner about using 5v drive levels.
>
> --
> D. C. Sessions
> [email protected]

D.C,

We are in agreement! Unfortunately, not all 3.3V PCI device vendors
have the foresight as yourself and your company. Including the
devices produced by the originator of the bus.

I commend you.

Scott McMorrow
SiQual

Next message: Greg Edlund: "[SI-LIST] : update on measuring CMOS Cin with HP4275A"
Previous message: Rick Jones: "RE : [SI-LIST] : Need your comments in selection of SI simula"
Maybe in reply to: McCormick, Robert: "[SI-LIST] : Worst case VI curve for PCI spec a reality?"
Next in thread: D. C. Sessions: "Re: [SI-LIST] : Worst case VI curve for PCI spec a reality?"