Hi!!
I'm pretty new in this aspect of chip design and i'm more CAO
oriented than electronician. I'm working on a tool that is suppose to
analyse a net list and give out a list of "bad" signals.
What i would like to know is the different phenomena appearing in
different signal switching direction. I mean when both signals rise, one
fall and the other rise, etc...
If someone can help...
[foregive me for the eventual mistakes :) ]
--
^ ^ ^
| | |
+-+-+ Fabrice ILPONSE
| email: [email protected]
|
|
-
--------------FCF712B910EE8957C8D7EF87
Content-Type: text/html; charset=us-ascii
Content-Transfer-Encoding: 7bit
Hi!!
I'm pretty new in this aspect of chip design and
i'm more CAO oriented than electronician. I'm working on a tool that is
suppose to analyse a net list and give out a list of "bad" signals.
What i would like to know is the different phenomena
appearing in different signal switching direction. I mean when both signals
rise, one fall and the other rise, etc...
If someone can help...
[foregive me for the eventual mistakes :) ]
--
^ ^ ^
| | |
+-+-+ Fabrice ILPONSE
| email: [email protected]
|
|
-
--------------FCF712B910EE8957C8D7EF87--