[SI-LIST] : Effective terminating voltage

Kevin Weldon ([email protected])
Wed, 28 Jan 1998 10:47:51 -0500

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: [email protected]: "[SI-LIST] : CALL FOR PAPERS: 1998 IEEE Radio and Wireless Conference (RAWCON'98) (Fwd)"
Previous message: Leesa Macleod: "[SI-LIST] : resume - signal integrity engineer"

In Johnson and Graham's High-Speed Digital Design book in chapter 2
they
write of Vt being the desired effective terminating voltage. I assume
Vt
would equal Vcc/2 for CMOS logic, just because the math works out. What
is the
desired effective terminating voltage for TTL logic? What is the
reasoning behind
this?

Thanks,
Kevin

Next message: [email protected]: "[SI-LIST] : CALL FOR PAPERS: 1998 IEEE Radio and Wireless Conference (RAWCON'98) (Fwd)"
Previous message: Leesa Macleod: "[SI-LIST] : resume - signal integrity engineer"