Re: [SI-LIST] : RE: Another decoupling question

D. C. Sessions ([email protected])
Mon, 20 Sep 1999 09:08:12 -0700

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: D. C. Sessions: "Re: [SI-LIST] : RE: Another decoupling question"
Previous message: C Deibele: "[SI-LIST] : Moment Method/Ensemble/Touchstone/Errors"
Next in thread: Per Torstein =?iso-8859-1?Q?R=F8ine?= : "Re: [SI-LIST] : RE: Another decoupling question"

"Volk, Andrew M" wrote:
>
> Chris -
>
> I agree the best capacitance is on-die. It is expensive in die area, but
> becoming more and more essential as edge rates and speeds increase.
> However, there exist devices already without such provisions and I was still
> wondering whether capacitors can be placed under BGA packages to help
> existing power decoupling problems. Is it cost effective and
> manufacturable?

On-chip decoupling isn't so much expensive in die area (because die
area is generally interconnect-dominated) but it does impact on yield
because of the increase in gate-oxide area where a gate failure can
cause a supply short.

> -----Original Message-----
> From: Chris Cheng [mailto:[email protected]]
> Sent: Friday, September 17, 1999 1:52 PM
> To: [email protected]
> Subject: RE: [SI-LIST] : RE: Another decoupling question
>
> for ~10nf, you are better of putting it insider the die. (yes, on
> die decouping)
> chris

-- D. C. Sessions [email protected]

**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****

Next message: D. C. Sessions: "Re: [SI-LIST] : RE: Another decoupling question"
Previous message: C Deibele: "[SI-LIST] : Moment Method/Ensemble/Touchstone/Errors"
Next in thread: Per Torstein =?iso-8859-1?Q?R=F8ine?= : "Re: [SI-LIST] : RE: Another decoupling question"