[SI-LIST] : Automatic/Semi-automatic design check of PCB layout database for

Ron Miller ([email protected])
Thu, 02 Sep 1999 10:17:44 -0700

Hi Guys

What technique or tools are being used for checking a new PCB layout database for simple
mistakes, like excess crosstalk or "BIG" impedance mismatches before releasing a PCB
for FAB.

My focus is the housekeeping signals and lower speed busses, that we usually neglect but which
can still bite us in the posterior, causing a new spin of artwork and FAB.

Requirements in order of importance:
1. Compatibility with PCB databases like Allegro/Cadence
2. Simple to use, little or no training
3. Cost of acquiring
4. Speed of processing

If there is not such a product someone needs to get busy.

Ron Miller

**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****