Re: [SI-LIST] : Differential clock jitter and switching noise

Jose Luis Gonzalez ([email protected])
Fri, 02 Apr 1999 09:31:58 -0700

"D. C. Sessions" wrote:
>
> > Assuming switching noise spikes are symmetrical in power and ground
> > on-chip
> > lines,
>
> Bad assumption. Most on-chip supply noise results from IR drop
> on the supply lines. Since a great deal of the (for instance)
> rising edge signal current returns on the positive rail, the
> ground paths are NOT disturbed as much as the positive rails.
>

That applies for off-chip loads. For on-chip loads, the current
return loop comprises both, the positive and the ground rail (for
full CMOS output swing), independently of the output switching
direction. Also I guess that most of the on-chip supply noise
results from dI/dt drop. So if the effective inductance from the
external power supply or nearest decoupling capacitor to the power
and ground internal rails is approximately the same, the dI/dt noise
should be symmetrical in both rails.

Jose Luis Gonzalez

-- 
Now at: 
Electrical and Computer Engineering Department
University of Arizona, Tucson AZ 85721, USA
Phone: Office (520) 621 6023
       Lab    (520) 626 7078
Fax:          (520) 621 8076
E-mail: [email protected]


Permanent address


____________________________________________________________________________
| OOO  Dep. d'Enginyeria Electronica   |	C/. Gran Capita s/n Modul
C4 |
| OOO  Univ. Politecnica de Catalunya  |	08034 Barcelona
(Spain)      |
| OOO  	  		   	       |	Tel. +34 93 4016748          |
| UPC		   		       |	Fax  +34 93 4016756          |
|				       |	E-mail: [email protected]|


____________________________________________________________________________


**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.  si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****