About this list Date view Thread view Subject view Author view

From: D. C. Sessions ([email protected])
Date: Mon May 07 2001 - 07:44:08 PDT

On Monday 07 May 2001 04:15, [email protected] wrote:
# <BR>I have a few questions.
# <BR>What do the letters SLVS stand for? &nbsp;Is it the same as LV-CML? &nbsp;What is the
# <BR>driver and receiver structure? &nbsp;What are the rise/falltimes? &nbsp;Excluding
# <BR>copper interface problems, what is the expected upper bandwidth limit?

SLVS = Scalable Low-Voltage Signaling
Not, it's not LV-CML.
The driver _may_ be a simple NMOS totem-pole structure.
The receiver _may_ be a simple PMOS differential comparator.
Rise and fall times are application-specific.

Bandwidth, in our experience, has a lot more to do with the
limitations of CMOS than anything else. The bottlenecks have been
in the predriver and second-through-fourth receiver stages due to
the gain limitations imposed by speed requirements. That said, we're
seeing pretty decent behavior with cycle times down to 250 ps or so
in 0.18 micron processes.

| The race is not always to the swift, nor the battle to the strong. |
| Because the slow, feeble old codgers like me cheat.                |
+--------------- D. C. Sessions <[email protected]> --------------+

**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP. si-list archives are accessible at ****

About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:50 PDT