RE: [SI-LIST] : Attenuation and Delay on a PCB Trance

About this list Date view Thread view Subject view Author view

From: Michael Nudelman ([email protected])
Date: Mon Apr 16 2001 - 11:18:35 PDT


Sharar:

Actually, the placement of a cap does not matter that much. I saw boards
where it is at the source, or it is at the receiver. Matter of preference
largely. Everything it affects is where on your signal you will see the
reflection.

I believe your FR-4 choice over some othere materials will affect your
signal much more drastically than your cap placement.

Mike.

-----Original Message-----
From: Shahar Eytan [mailto:[email protected]]
Sent: Monday, April 16, 2001 04:52
To: [email protected]
Cc: Shahar Eytan
Subject: RE: [SI-LIST] : Attenuation and Delay on a PCB Trance

Hi,

In my design I have a differential 2.5Gb/s lines going in and out of a
Serdes. I would like them to go to either High Speed connector or to two SMA
connectors (for the differential pair) for debug and characterization
reasons. The length of the high speed lines is going to be ~4" and I'm using
FR4.
I was thinking of different placements of the series capacitors on the link.
Do you have any other suggestions on how to do that without totally killing
my signals.

Thanks,

Shahar Eytan
Mellanox Technologies Ltd.
mailto: <[email protected]>
Tel: 972-4-9593244 ext 264
Fax: 972-4-9593245

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:35 PDT