Re: [SI-LIST] : Another bypassing question

From: [email protected]
Date: Sat Mar 24 2001 - 08:59:01 PST

• Next message: S. Weir: "Re: [SI-LIST] : Jitter measurement"
• Previous message: [email protected]: "Re: [SI-LIST] : Jitter measurement"
• Maybe in reply to: GARY ROSEN: "[SI-LIST] : Another bypassing question"

Gary:

Definitely near the chip side. The power/ground sandwich will provide the
maximum initial rate of charge delivery to the IC and the chip capacitors
charge delivery will be limited/slowed by the via inductance from the bottom
layer to the top layer. The IC pin inductance will be a deterrent in both
cases.

Mike

Michael L. Conn
Owner/Principal Consultant
Mikon Consulting
(408)727-5697

        *** Serving Your Needs with Technical Excellence ***

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: S. Weir: "Re: [SI-LIST] : Jitter measurement"
• Previous message: [email protected]: "Re: [SI-LIST] : Jitter measurement"
• Maybe in reply to: GARY ROSEN: "[SI-LIST] : Another bypassing question"

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:19 PDT