

JFET VHF/UHF Amplifiers N-Channel — Depletion


J308 J309 J310

ON Semiconductor Preferred Devices

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	25	Vdc
Gate-Source Voltage	V _{GS}	25	Vdc
Forward Gate Current	I _{GF}	10	mAdc
Total Device Dissipation @ T _A = 25°C Derate above 25°C	P _D	350 2.8	mW mW/°C
Junction Temperature Range	TJ	-65 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C





ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Gate–Source Breakdown Voltage $(I_G = -1.0 \mu Adc, V_{DS} = 0)$		V _{(BR)GSS}	-25	_	_	Vdc
Gate Reverse Current $(V_{GS} = -15 \text{ Vdc}, V_{DS} = 0, T_A = 25^{\circ}\text{C})$ $(V_{GS} = -15 \text{ Vdc}, V_{DS} = 0, T_A = +125^{\circ}\text{C})$		I _{GSS}	_	_	-1.0 -1.0	nAdc μAdc
Gate Source Cutoff Voltage (V _{DS} = 10 Vdc, I _D = 1.0 nAdc)	J308 J309 J310	V _{GS(off)}	-1.0 -1.0 -2.0	_ _ _	-6.5 -4.0 -6.5	Vdc
ON CHARACTERISTICS		•			•	•
Zara Cata Valtaga Drain Current(1)		1				∞ ∧ do

Zero-Gate-Voltage Drain Current ⁽¹⁾		I _{DSS}				mAdc
$(V_{DS} = 10 \text{ Vdc}, V_{GS} = 0)$	J308		12	_	60	
	J309		12	_	30	
	J310		24	_	60	
Gate–Source Forward Voltage (V _{DS} = 0, I _G = 1.0 mAdc)		V _{GS(f)}	_	_	1.0	Vdc

J308 J309 J310

Characteristic		Symbol	Min	Тур	Max	Unit
SMALL-SIGNAL CHARACTERISTICS						
Common–Source Input Conductance (V _{DS} = 10 Vdc, I _D = 10 mAdc, f = 100 MHz)	J308 J309 J310	Re(y _{is})		0.7 0.7 0.5	_ _ _	mmhos
Common–Source Output Conductance (V _{DS} = 10 Vdc, I _D = 10 mAdc, f = 100 MHz)		Re(y _{os})	_	0.25	_	mmhos
Common–Gate Power Gain (V _{DS} = 10 Vdc, I _D = 10 mAdc, f = 100 MHz)		G _{pg}	_	16	_	dB


^{1.} Pulse Test: Pulse Width \leq 300 $\mu s,$ Duty Cycle \leq 3.0%.

SMALL-SIGNAL CHARACTERISTICS (continued)

Common–Source Forward Transconductance (V _{DS} = 10 Vdc, I _D = 10 mAdc, f = 100 MHz)	Re(y _{fs})	_	12	_	mmhos
Common–Gate Input Conductance (V _{DS} = 10 Vdc, I _D = 10 mAdc, f = 100 MHz)	Re(y _{ig})	_	12	_	mmhos
Common–Source Forward Transconductance (V_{DS} = 10 Vdc, I_{D} = 10 mAdc, f = 1.0 kHz) J308 J309 J310	9fs	8000 10000 8000	_ _ _	20000 20000 18000	μmhos
Common–Source Output Conductance (V _{DS} = 10 Vdc, I _D = 10 mAdc, f = 1.0 kHz)	g _{os}	_	_	250	μmhos
Common–Gate Forward Transconductance $(V_{DS}=10\ Vdc,\ I_{D}=10\ mAdc,\ f=1.0\ kHz) \hspace{1cm} J308 \\ J309 \\ J310$	9fg	_ _ _	13000 13000 12000	_ _ _	μmhos
Common–Gate Output Conductance $(V_{DS}=10~Vdc,~I_{D}=10~mAdc,~f=1.0~kHz) \\ J308 \\ J309 \\ J310$	9 _{og}	_ _ _	150 100 150	_ _ _	μmhos
Gate-Drain Capacitance $(V_{DS} = 0, V_{GS} = -10 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{gd}	_	1.8	2.5	pF
Gate—Source Capacitance (V _{DS} = 0, V _{GS} = -10 Vdc, f = 1.0 MHz)	C _{gs}	_	4.3	5.0	pF

FUNCTIONAL CHARACTERISTICS

Noise Figure $(V_{DS} = 10 \text{ Vdc}, I_D = 10 \text{ mAdc}, f = 450 \text{ MHz})$	NF	_	1.5	_	dB
Equivalent Short–Circuit Input Noise Voltage $(V_{DS} = 10 \text{ Vdc}, I_D = 10 \text{ mAdc}, f = 100 \text{ Hz})$	e _n	_	10	_	nV/√Hz



C1 = C2 = 0.8 - 10 pF, JFD #MVM010W.

C3 = C4 = 8.35 pF Erie #539-002D.

C5 = C6 = 5000 pF Erie (2443-000).

C7 = 1000 pF, Allen Bradley #FA5C.

RFC = $0.33 \,\mu\text{H}$ Miller #9230–30.

L1 = One Turn #16 Cu, 1/4" I.D. (Air Core).

 $L2_P$ = One Turn #16 Cu, 1/4" I.D. (Air Core).

 $L2_S$ = One Turn #16 Cu, 1/4" I.D. (Air Core).

Figure 1. 450 MHz Common-Gate Amplifier Test Circuit




Figure 2. Drain Current and Transfer Characteristics versus Gate–Source Voltage




Figure 3. Forward Transconductance versus Gate-Source Voltage




Figure 4. Common–Source Output
Admittance and Forward Transconductance
versus Drain Current




Figure 5. On Resistance and Junction Capacitance versus Gate-Source Voltage




Figure 6. Common–Gate Y Parameter Magnitude versus Frequency




Figure 8. Common–Gate Y Parameter Phase–Angle versus Frequency




Figure 10. Noise Figure and Power Gain versus Drain Current




Figure 7. Common–Gate S Parameter Magnitude versus Frequency




Figure 9. S Parameter Phase–Angle versus Frequency




Figure 11. Noise Figure and Power Gain versus Frequency





Figure 12. 450 MHz IMD Evaluation Amplifier

Amplifier power gain and IMD products are a function of the load impedance. For the amplifier design shown above with C4 and C6 adjusted to reflect a load to the drain resulting in a nominal power gain of 9 dB, the 3rd order intercept point (IP) value is 29 dBm. Adjusting C4, C6 to provide larger load values will result in higher gain, smaller bandwidth and lower IP values. For example, a nominal gain of 13 dB can be achieved with an intercept point of 19 dBm.




Example of intercept point plot use:

Assume two in–band signals of –20 dBm at the amplifier input. They will result in a 3rd order IMD signal at the output of –90 dBm. Also, each signal level at the output will be –11 dBm, showing an amplifier gain of 9.0 dB and an intermodulation ratio (IMR) capability of 79 dB. The gain and IMR values apply only for signal levels below comparison.

Figure 13. Two Tone 3rd Order Intercept Point

PACKAGE DIMENSIONS

TO-92 (TO-226AA) CASE 29-11 ISSUE AL





STYLE 5: PIN 1. DRAIN 2. SOURCE 3. GATE

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
 4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
С	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	
N	0.080	0.105	2.04	2.66
P		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	

J308 J309 J310



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.