


APPLICATION NOTE 233-2  
DATA DOMAIN MEASUREMENT SERIES

# Functional analysis of TMS 9900 microprocessor systems using the 1610A

HEWLETT  PACKARD



## 1. INTRODUCTION

This application note is intended to assist the TMS 9900 Microprocessor user in initial system turn-on and analysis by explaining the techniques of real time state analysis. These techniques are illustrated by using the general purpose HP Model 1610A Logic State Analyzer to perform the measurements. System instrumentation, data acquisition, data formatting, and measurement techniques are explained. The TMS 9900 Microprocessor is a single-chip 16-bit central processing unit (CPU) that operates to 3 MHz. The instruction set includes the capabilities generally offered by microcomputers with a memory-to-memory architecture having register files resident in memory for fast response to interrupts and flexible programming. There are separate 16-bit address and 16-bit data buses that are compatible with TTL and MOS memory and logic circuits.

## 2. PIN ASSIGNMENTS

1	V <sub>BB</sub>	HOLD	64
2	V <sub>CC</sub>	$\overline{\text{MEMEN}}$	63
3	WAIT	READY	62
4	LOAD	$\overline{\text{WE}}$	61
5	HOLDA	CRUCLK	60
6	RESET	NC	59
7	IAQ	NC	58
8	$\phi$ 1	NC	57
9	$\phi$ 2	D15	56
10	A14	D14	55
11	A13	D13	54
12	A12	D12	53
13	A11	D11	52
14	A10	D10	51
15	A9	D9	50
16	A8	D8	49
17	A7	D7	48
18	A6	D6	47
19	A5	D5	46
20	A4	D4	45
21	A3	D3	44
22	A2	D2	43
23	A1	D1	42
24	A0	D0	41
25	$\phi$ 4	NC	40
26	V <sub>SS</sub>	NC	39
27	V <sub>DD</sub>	NC	38
28	$\phi$ 3	NC	37
29	DBIN	IC0	36
30	CRUOUT	IC1	35
31	CRUIN	IC2	34
32	INTREQ	IC3	33

### SUMMARY OF CONTROL LINES

DBIN (out)	High state allows memory to place read data on the data bus during $\overline{\text{MEMEN}}$ .
$\overline{\text{MEMEN}}$ (out)	Low state indicates that address bus contains a memory address.
$\overline{\text{WE}}$ (out)	Low state indicates that memory write data is available from the TMS 9900.


CRUCLK (out)	CRUCLK indicates CRUOUT contains CRU (communications register unit) output data or that A0-A2 contain the code for an external instruction.
CRUOUT (out)	CRU output data line.
CRUIN (in)	CRU input data line.
$\overline{\text{HOLD}}$ (in)	Low state places the TMS 9900 in a hold mode, allowing external logic to control memory data transfer as in the case of DMA.
HOLDA (out)	Hold acknowledge (high) indicates that all memory signals are in the high-impedance state.
READY (in)	High state indicates that memory may be read from or written into on the next clock cycle.
WAIT (out)	High state indicates that the TMS 9900 has entered a wait state.
IAQ (out)	Instruction Acquisition (high) indicates that the TMS 9900 is fetching an instruction.
$\overline{\text{LOAD}}$ (in)	$\overline{\text{LOAD}}$ causes the TMS 9900 to execute a nonmaskable interrupt with the trap vector contained in memory address FFFC.
$\overline{\text{RESET}}$ (in)	$\overline{\text{RESET}}$ causes the TMS 9900 to be reset.
INTREQ (in)	INTREQ causes the microprocessor to examine the interrupt code bits IC0-IC3.


## 3. PROBE CONNECTIONS

Connection to the system is made directly at the microprocessor using the 1610A probes as shown in figure 1.

### NOTE

The logic state analyzer requires a clocking signal during the memory cycle when  $\overline{\text{MEMEN}}$  is low and address and read data (RD) or CPU write data are both valid. If your system does not provide a signal meeting these criteria, you can obtain the proper clocking signal by building the circuit shown in figure 2.





\*The TMS 9900 accesses external memory in a word (two 8-bit bytes) mode. Thus, all memory locations are on even address boundaries. Ground the 0 input of Pod 3 so that the 1610A display agrees with TMS 9900 addressing (all even addresses).

Figure 1. Data and Clock Probe/Microprocessor Connections.




Figure 2. Circuit for Deriving a Clock for the 1610A from the TMS 9900 Control Lines.

#### 4. DATA ACQUISITION

The electrical characteristics of the TMS 9900 Microprocessor are defined to be MOS and TTL compatible. This means that all the 1610A probe pod thresholds can be set to the TTL position.

The timing relationship diagrams of the TMS 9900 indicates that the clock for the 1610A should occur when there is a valid address and when the microprocessor reads data. Therefore, the 1610A should be clocked by a signal that will assure the proper synchronization or by a combination of signals through an external circuit (figure 3).




Figure 3. General TMS 9900 Timing Diagram.

#### 5. FORMAT SPECIFICATION

By calling the FORMAT SPECIFICATION menu, the data fields may now be assigned by Label and Bases as shown in figure 4. At this time, the positive [+ ] clock edge is selected. By assigning the hexadecimal base to Labels A and D the address and data will be displayed in a convenient manner.





Figure 4. Format Specification with Label and Base Assignments.

#### 6. BASIC MEASUREMENTS

Tracing program execution from its start up point (figure 5) is accomplished by calling the TRACE SPECIFICATION menu and entering the address (in this example 0100<sub>16</sub>) in figure 6. By pressing the Trace key and starting the program, the 1610A captures the desired information starting at address 0100<sub>16</sub> (figure 7).


Analysis of the captured data is easily accomplished by comparison to the program listing. The trace point




**Figure 5.** Sample TMS 9900 Program Containing a Two-level Nested Loop.

(0100<sub>16</sub>) is identified by START (figure 7a) which is defined by the Trace Specification. From the program listing (figure 5), it can be confirmed by the trace list (figure 7a) that data 02E0<sub>16</sub> was read from 0100<sub>16</sub> and that data 0000<sub>16</sub> follows from address 0102<sub>16</sub>. By using this comparison procedure, program flow can be examined to determine that the system is operating properly. By pressing the logic analyzer Roll key, program flow can be viewed as it enters a loop (figure 7b).


	0100	02E0	LWPI,	>00C0
	0102	00C0		
	0104	020A	LI	R10,>1
	0106	0001		
	0108	020B	LI	R11,>2
	010A	0002		
	010C	0209	LI	R9,>21
	010E	0021		
ROUTINE	0110	0B1A	SRC	R10,1
	0112	2288	COC	R10,R11
	0114	1309	JEQ	OUTPUT
	0116	0208	LI	R8,>0
	0118	0000		
INC	011A	0207	LI	R7,>10
	0110	0010		
DEC	011E	0607	DEC	R7
	0120	16FE	JNE	DEC
	0122	0588	INC	R8
	0124	8209	C	R8,R9
	0126	16F9	JNE	INC
OUTPUT	0128	2FA0	XOP	MESSAGE,14
	012A	0132		
	012C	0420	BLWP	FFFC
	012E	FFFC		
	0130	10EF	JMP	ROUTINE
MESSAGE	0132	0A0D		LF,CR
	0134	434F		C,O
	0136	4D50		M,P
	0138	4C45		L,E
	013A	5445		T,E
	013C	4420		D,SPACE
	013E	2000		SPACE,NUL
	0140	0380	RTWP	



**Figure 6.** Trace Specification for capturing TMS 9900 Start-up Routine.



a.



b.

Figure 7. Trace List of Program Start-up Routine (a) from the Trace Specification in figure 6. By using the Roll keys program flow can be viewed as the system enters a loop at line 24 (b)




Figure 8. Trace Specification for verifying proper Loop Execution.




Figure 9. Resultant Trace List from figure 8 Trace Specification with Absolute Count showing proper Loop Operation.

## 7. COMPLEX MEASUREMENTS

Tracing program flow containing a loop introduces another problem because each iteration of that loop need not be examined. As shown in figure 5 the program contains a major loop (INC) which is executed 33 times and a minor loop (DEC) which is executed 16 times in each INC loop. To verify that the program actually executed the number of specified loops, call the TRACE SPECIFICATION menu and enter the number of occurrences of state 011E<sub>16</sub> to be counted and the sequence specified in figure 8 to capture one pass through the loop. From figure 5, state 011E<sub>16</sub> should occur 528 times before the specified trace starts.

$$\text{starts. } \frac{\text{INC}}{33} \times \frac{\text{DEC}}{16} = 528$$

The resulting trace list with an absolute count of state 011E<sub>16</sub> shows (figure 9) that state 011E<sub>16</sub> occurred 528 times during execution of the loop--exactly as calculated.

## 8. TRACING SPECIFIC PATHS IN BRANCHING NETWORKS

When tracing program flow, it is often desired to trace a specific path in a branching network to determine if a problem occurs only when that path is taken. Examination of the flow chart in figure 5 shows that the output routine (0128<sub>16</sub>) can be entered from the INC loop or by a direct jump from address 0114<sub>16</sub>. Assume that you want a view of the output routine only when it is entered from the direct jump. If a simple trigger on 0114<sub>16</sub> or a find in sequence of 0114<sub>16</sub> and 0128<sub>16</sub> is used, both branches would satisfy the trigger specification. However, by using the sequence restart capability of the 1610A, a trace specification unique to the direct jump path can be defined.

As shown in figure 10, a sequence restart of don't cares (all X's) will direct the 1610A to first look to see if a sequence condition is satisfied and, if not, if a restart condition is satisfied. Therefore, if any state other than  $0128_{16}$  occurs after  $0114_{16}$  the 1610A will return and look for  $0114_{16}$ . Only when the sequence of  $0114_{16}$  directly followed by  $0128_{16}$  is found will a trace be captured. Examination of the




Figure 10. Trace Specification for Capturing a Direct Jump in a Branching Network.

resulting trace (figure 11) specified in figure 10 verifies the direct jump to the output subroutine and the state count also verifies that state  $0114_{16}$  was followed directly by state  $0128_{16}$ .




Figure 11. Trace List of the Direct Jump defined by the Trace Specification in figure 10.

## 9. DISPLAY QUALIFICATION

If the system configuration and/or measurement requirement is such that it is not necessary to monitor address bit A0, i.e. the monitored program resides within address locations  $0000_{16}$  to  $7FFF_{16}$  and no external instructions are executed, bit 7 of pod 4 can be used to monitor control lines. In this example, probe

7 of pod 4 is disconnected from address bit A0 and connected to the DBIN line (pin 29 of the CPU). Call the Format Specification and relabel pod 4, bit 7, as E and select binary base for Label E (figure 12).




Figure 12. Format Specification when using Pod 4, Bit 7, as a Qualifier to Acquire Only Memory Write Transactions.

Set up a Trace Specification to [START] a Trace at address  $0110_{16}$  and to Trace [ONLY STATES] E (DBIN) of  $0_2$  (DBIN LOW) (figure 13) which will direct the analyzer to acquire only memory write




Figure 13. Trace Specification to Qualify the Logic Analyzer to only Capture Memory Write Transactions.

transactions. The resulting trace list (figure 14) shows that the analyzer only traced write operations. Observe that the contents of memory location  $000E_{16}$  (WR7) is decremented 16 times for each time the contents of memory location  $0000_{16}$  (WR8) is incremented which again verifies proper operation of the nested loop. Qualification effectively permits analysis of a much larger segment of program execution than 64 sequential lines and displays only states of interest which is verified by the state count of 257 at line 63 (figure 14). To capture only memory read operations, simply change the Trace Specification to Trace [ONLY STATE] E=1.

TRACE LIST				PRINT-IN PROCESS	
LABEL BASE	A HEX	D HEX	E BIN	STATE COUNT DEC (ABS)	
START	0110	001A	0	0	
+01	0004	2000	0	2	
+02	0000	0000	0	9	
+03	00CE	0010	0	12	
+04	00CE	000F	0	15	
+05	00CE	000E	0	19	
+06	00CE	000D	0	23	
+07	00CE	000C	0	27	
+08	00CE	000B	0	31	
+09	00CE	000A	0	35	
+10	00CE	0009	0	39	
+11	00CE	0008	0	43	
+12	00CE	0007	0	47	
+13	00CE	0006	0	51	
+14	00CE	0005	0	55	
+15	00CE	0004	0	59	
+16	00CE	0003	0	63	
+17	00CE	0002	0	67	
+18	00CE	0001	0	71	
+19	00CE	0000	0	75	
+20	00D0	0001	0	79	
+21	00CE	0010	0	86	
+22	00CE	000F	0	89	
+23	00CE	000E	0	93	
+24	00CE	000D	0	97	
+25	00CE	000C	0	101	
+26	00CE	000B	0	105	
+27	00CE	000A	0	109	
+28	00CE	0009	0	113	
+29	00CE	0008	0	117	
+30	00CE	0007	0	121	
+31	00CE	0006	0	125	
+32	00CE	0005	0	129	
+33	00CE	0004	0	133	
+34	00CE	0003	0	137	
+35	00CE	0002	0	141	
+36	00CE	0001	0	145	
+37	00CE	0000	0	149	
+38	00D0	0002	0	153	
+39	00CE	0010	0	158	
+40	00CE	000F	0	163	
+41	00CE	000E	0	167	
+42	00CE	000D	0	171	
+43	00CE	000C	0	175	
+44	00CE	000B	0	179	
+45	00CE	000A	0	183	
+46	00CE	0009	0	187	
+47	00CE	0008	0	191	
+48	00CE	0007	0	195	
+49	00CE	0006	0	199	
+50	00CE	0005	0	203	
+51	00CE	0004	0	207	
+52	00CE	0003	0	211	
+53	00CE	0002	0	215	
+54	00CE	0001	0	219	
+55	00CE	0000	0	223	
+56	00D0	0003	0	227	
+57	00CE	0010	0	234	
+58	00CE	000F	0	237	
+59	00CE	000E	0	241	
+60	00CE	000D	0	245	
+61	00CE	000C	0	249	
+62	00CE	000B	0	253	
+63	00CE	000A	0	257	

Figure 14. Qualified Trace List shows that only Memory Write Transactions were captured.

If you only need to view address flow, the 16 data lines are available for monitoring control signals and other lines in your system as well as being used as qualifiers.

Another TMS 9900 control line that is useful as a qualifier is the IAQ line (pin 7). Tracing only states

that occur when IAQ is high results in a trace list containing only instruction fetches. In this example, the Trace Specification is set to trace only memory transactions corresponding with the high states of the IAQ line (figure 15) and to start a trace at address 0100<sub>16</sub>. Now, by pressing Trace and restarting the program, a trace list containing only instruction fetches is obtained (figure 16).

TRACE LIST				TRACE COMPLETE	
LABEL BASE	A HEX	D HEX	E BIN	STATE COUNT DEC	
START	0100	02E0	1	0	LWPI
+01	0104	0200	1	2	LI R10
+02	0100	0200	1	3	LI R11
+03	010C	0209	1	8	LI R9
+04	0110	0010	1	11	SBC R10, 1
+05	0112	2200	1	14	COC R10, 11
+06	0114	1209	1	17	JEQ OUTPUT
+07	0114	0200	1	18	LI R9
+08	0110	0007	1	21	LI R7
+09	011C	0007	1	24	DEC R7
+10	0120	16FE	1	27	JNE DEC
+11	011E	0607	1	28	
+12	0120	16FE	1	31	
+13	011E	0607	1	32	
+14	0120	16FE	1	35	
+15	011E	0607	1	36	
+16	0120	16FE	1	39	
+17	011E	0607	1	40	
+18	0120	16FE	1	43	
+19	011E	0607	1	44	

Figure 16. Trace List of Qualified Display from figure 15 showing only Instruction Fetches.

## 10. STATE FLOW GRAPH

The graph mode provides an overview of all 64 states of one label in memory which are displayed as a graph of state magnitude vs state flow (figure 17). The graph in figure 17 shows the activity of label A resulting from the trace in figure 16. The cyclic nature of the nested loop is very apparent and is displayed as a tight two-state decrement loop with a jump to INC after 16 passes. A dynamic graph of system activity can be obtained by pressing and holding the Trace key until Trace continuous is displayed by the Analyzer.

TRACE SPECIFICATION				TRACE COMPLETE	
LABEL BASE	A HEX	D HEX	E BIN	OCUR DEC	
0100	0100	02E0	1	0	
TRACE	YES	YES	0	NO	
TRACE	NO	NO	0	NO	
COUNT	NO	NO	0	NO	

Figure 15. Trace Specification for using the IAQ Line as a Qualifier to capture Instruction Fetches.




Figure 17. Trace Graph provides an overview of all 64 words in memory for an overview of machine operation.



**Application Notes in the 233 series for the HP 1610A.**

- 233-1 Functional Analysis of 2650 Microprocessor Systems (1610A).
- 233-2 Functional Analysis of TM9900 Microprocessor Systems (1610A).
- 233-3 Functional Analysis of Z80 Microprocessor Systems (1610A).
- 233-4 Functional Analysis of 8080 Microprocessor Systems (1610A).
- 233-5 Functional Analysis of 6800 Microprocessor Systems (1610A).

**Application Notes in the 167 series for analysis of microprocessor based systems with the HP 1600S.**

- 167-9 Functional Analysis of M6800 Microprocessor Systems (1600S).
- 167-11 Functional Analysis of 8008 Microprocessor Systems (1600S).
- 167-12 Functional Analysis of 8 Microprocessor Systems (1600S).
- 167-14 Functional Analysis of 8080 Microprocessor Systems (1600S).
- 167-15 Functional Analysis of 4004 Microprocessor Systems (1600S).
- 167-16 Functional Analysis of 4040 Microprocessor Systems (1600S).
- 167-17 Functional Analysis of IMP Microprocessor Systems (1600S).