RE: [SI-LIST] : Decoupling capacitors (again!)

About this list Date view Thread view Subject view Author view

From: Barry Ma (barry_ma@altavista.com)
Date: Wed Aug 16 2000 - 14:55:07 PDT


Larry,

Thanks a lot for your great note! It is very helpful.

You mentioned small spacing between pwr and gnd planes in the PCB a couple of times in the discussion. I'd like to add my 2 cents.

In addition to enough capacitance between pwr and gnd planes for high frequencies noise to go through, the small spacing also makes it possible for limited decoupling capacitors to be shared by different gates. This is another important reason why much less numbers of decap can practically work than calculated numbers.

You suggested 5 mil or so spacing, Prof. Todd Hubing asked for at least < 10 mil. Is there any articles giving quantitative description about the criteria?

Thanks.
Best Regards,
Barry Ma <bma@anritsu.com>
ANRITSU www.anritsu.com
Morgan Hill, CA 95037
Tel. 408-778-2000 x 4465
_______________________________________________________________________

Free Unlimited Internet Access! Try it now!
http://www.zdnet.com/downloads/altavista/index.html

_______________________________________________________________________

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:51:03 PST